Formal verification methodology considerations for network on chips

Use of Network on Chips (NoCs) as a flexible communication infrastructure is becoming a norm for designing advanced System on Chips (SoCs). However, their implementation complexity is enormous and use of industry proven functional verification methodologies start showing their limitations. Recent research activities have demonstrated that formal verification is capable of addressing most of the bottlenecks faced by functional verification techniques. In this context, this paper presents a survey on recent advances in the field of "Formally verifying a Network on Chip (NoC)". An overview of NoC design challenges is presented along with their formal verification methodologies. The paper concludes by highlighting that going forward, a Unified Formal Verification Methodology (UFVM) must be driven to ensure that the benefits of formal verification are reaped.

[1]  Pao-Ann Hsiung,et al.  Formal modeling and verification for Network-on-chip , 2010, The 2010 International Conference on Green Circuits and Systems.

[2]  Laurence Pierre,et al.  Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[3]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[4]  Valentin Goranko,et al.  Logic in Computer Science: Modelling and Reasoning About Systems , 2007, J. Log. Lang. Inf..

[5]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[6]  Kees Goossens,et al.  A Router Architecture for Networks on Silicon , 2001 .

[7]  Tulika Mitra,et al.  Using formal techniques to debug the AMBA system-on-chip bus protocol , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[9]  Magdy S. Abadir,et al.  A Survey of Hybrid Techniques for Functional Verification , 2007, IEEE Design & Test of Computers.

[10]  Laurence Pierre,et al.  A Formal Approach to the Verification of Networks on Chip , 2009, EURASIP J. Embed. Syst..

[11]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[12]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[13]  William Aspray,et al.  The Intel 4004 Microprocessor: What Constituted Invention? , 1997, IEEE Ann. Hist. Comput..

[14]  Michael Fisher,et al.  Practical Infinite-State Verification with Temporal Reasoning , 2005, VISSAS.

[15]  International Conference on Advances in Computing, Communications and Informatics, ICACCI 2013, Mysore, India, August 22-25, 2013 , 2013, ICACCI.

[16]  David A. Patterson,et al.  Computer Architecture, Fifth Edition: A Quantitative Approach , 2011 .

[17]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[18]  Philippe Olivier Alexandre Navaux,et al.  NOC architecture design for multi-cluster chips , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[19]  Stephan Merz,et al.  Model Checking , 2000 .

[20]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[21]  S. Evain,et al.  From NoC security analysis to design solutions , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[22]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[23]  Edmund M. Clarke,et al.  The Birth of Model Checking , 2008, 25 Years of Model Checking.

[24]  Mark R. Tuttle,et al.  Protocol verification using flows: An industrial experience , 2009, 2009 Formal Methods in Computer-Aided Design.

[25]  Sudhakar Yalamanchili,et al.  Interconnection Networks , 2011, Encyclopedia of Parallel Computing.

[26]  Ravi Shankar,et al.  Survey of Network on Chip (NoC) Architectures & Contributions , 2009 .

[27]  Julien Schmaltz,et al.  Towards a formally verified network-on-chip , 2009, 2009 Formal Methods in Computer-Aided Design.

[28]  Vincenzo Catania,et al.  Application Specific Routing Algorithms for Networks on Chip , 2009, IEEE Transactions on Parallel and Distributed Systems.

[29]  Henry Hoffmann,et al.  The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.

[30]  Warren A. Hunt,et al.  Combining advanced formal hardware verification techniques , 2007 .

[31]  Kees G. W. Goossens,et al.  Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip , 2007, VLSI Design.

[32]  Dana Petcu,et al.  Parallel explicit state reachability analysis and state space construction , 2003, Second International Symposium on Parallel and Distributed Computing, 2003. Proceedings..

[33]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.