Power-Efficient LDPC Decoder Architecture Based on Accelerated Message-Passing Schedule
暂无分享,去创建一个
Nozomu Togawa | Satoshi Goto | Takeshi Ikenaga | Tatsuyuki Ishikawa | Kazunori Shimizu | T. Ikenaga | S. Goto | N. Togawa | T. Ishikawa | K. Shimizu
[1] Richard D. Wesel,et al. Construction of irregular LDPC codes with low error floors , 2003, IEEE International Conference on Communications, 2003. ICC '03..
[2] Nozomu Togawa,et al. Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm , 2005, 2005 International Conference on Computer Design.
[3] Naresh R. Shanbhag,et al. Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.
[4] David J. C. MacKay,et al. Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.
[5] Yanni Chen,et al. A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).
[6] Joseph R. Cavallaro,et al. Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..
[7] Jinghu Chen,et al. Near optimum universal belief propagation based decoding of low-density parity check codes , 2002, IEEE Trans. Commun..
[8] Sae-Young Chung,et al. On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit , 2001, IEEE Communications Letters.
[9] Payam Pakzad,et al. Abstract—two Decoding Schedules and the Corresponding Serialized Architectures for Low-density Parity-check (ldpc) , 2001 .
[10] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.