Design of CMOS GHz Cellular Oscillator/Distributor Network with Supply Voltage and Ambient Temperature Insensitivities

GHz level ultra high speed clock generation and distribution for synchronization becomes a very important technical issue in chip and SoC applications. This paper proposes a novel way of CMOS GHz cellular oscillator/distributor networks with inherent insensitivities to supply-voltage and temperature fluctuations. Simulation results prove that maximun clock skew is limited within ~1% of a system clock period, given 3% of power supply and/or 5% of temperature fluctuations. This technique can thus be used for a low skew clock distribution in a few GHz speed VLSI and SoC systems design. The SPICE simulations are carried out with 3V, 0.5μm CMOS N-well process parameters to prove the novelity as well as the validity of the idea. Layout is also included for the future chip fabrication.

[1]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  S. Tam,et al.  Package clock distribution design optimization for high-speed and low-power VLSIs , 1997 .

[3]  X. Dai.  An adaptive digital deskewing circuit for clock distribution networks , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  H. Mizuno,et al.  A noise-immune GHz-clock distribution scheme using synchronous distributed oscillators , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[5]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[6]  A. Hajimiri,et al.  The Design of Low Noise Oscillators , 1999 .

[7]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[8]  Gyu Moon,et al.  A ultra high speed clock distribution technique using a cellular oscillator network , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).