Systolic IIR filters with bit level pipelining

A novel bit-level systolic array architecture for implementing first-order IIR filter sections is presented. A latency of only two clock cycles is achieved by using a radix-4 redundant number representation, performing the recursive computation most-significant-digit first, and feeding back each digit of the result as soon as it is available.<<ETX>>

[1]  L. B. Jackson,et al.  An approach to the implementation of digital filters , 1968 .

[2]  Keshab K. Parhi,et al.  Look-ahead computation: Improving iteration bound in linear recursions , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[3]  Peter R. Cappello,et al.  Computer-aided design of VLSI second-order sections , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[4]  John G. McWhirter,et al.  Some Systolic Array Developments in the United Kingdom , 1987, Computer.

[5]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..