A versatile, SOI BiCMOS technology with complementary lateral BJT's

A silicon-on-insulator, fully-complementary BiCMOS process has been developed for realizing high-performance circuit operation in the sub-3.3 V power supply regime. Complementary, double-diffused lateral BJTs and fully-overlapped, asymmetrical DDD MOSFETs have been successfully integrated in a 10-mask process by utilizing the process simplifications that are unique to thin-film SOI substrates. The BJTs exhibit the highest lateral current gains reported to date, with h/sub fe/=120 and 225 for the NPN and PNP, respectively. NPN f/sub t/=4.5 GHz was achieved, and f/sub t/>20 GHz is possible with an improved layout. The MOSFETs demonstrate excellent short-channel behavior down to L/sub eff/=0.18 mu m, with T/sub ox/=10 nm. The p+ gate, SOI PMOS device exhibits superior I/sub dsat/ and g/sub msat/. A record propagation delay of 12 ps/stage at V/sub dd/=5 V and 300 K was obtained for the CMOS ring oscillators fabricated in this technology. This demonstrates the performance achievable with a deep-submicron SOI process.<<ETX>>

[1]  H. Momose,et al.  Lower submicron FCBiMOS (fully complementary BiMOS) process with RTP and MeV implanted 5 GHz vertical PNP transistor , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[2]  Y. Taur,et al.  A novel high-performance lateral bipolar on SOI , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[3]  Atsuo Watanabe,et al.  Future BiCMOS technology for scaled supply voltage , 1989, International Technical Digest on Electron Devices Meeting.

[4]  Yasuhisa Omura,et al.  Subfemtojoule deep submicrometer-gate CMOS built in ultra-thin Si film on SIMOX substrates , 1991 .

[5]  Takashi Ito,et al.  A Thin-Base Lateral Bipolar Transistor Fabricated on Bonded SOI , 1991, 1991 Symposium on VLSI Technology.

[6]  J.-P. Colinge,et al.  An SOI voltage-controlled bipolar-MOS device , 1987, IEEE Transactions on Electron Devices.