System-Level Modeling for Transient Electrostatic Discharge Simulation

This paper introduces an improved electrostatic discharge (ESD) system-level transient simulation modeling method and discusses its validation using IEC 61000-4-2 ESD pulses on a real-world product. The system model is composed of high current and broadband (up to 3 GHz) models of R, L, C, ferrite beads, diodes, and integrated circuit IO pins. A complex return path model is the key to correctly model the system's response to the IEC excitation. The model includes energy-limited time-dependent IC damage models. A power-time integral method is introduced to accurately determine if a junction would experience thermal runaway under an arbitrary injection waveform. The proposed method does not require knowledge of the junction's microscopic geometry, material information, defect location, or melting temperature.

[1]  D. Bowen,et al.  Modeling and Testing of Ethernet Transformers , 2009, IEEE Transactions on Magnetics.

[2]  Qin Yu,et al.  RF equivalent circuit modeling of ferrite-core inductors and characterization of core materials , 2002 .

[3]  D. Wunsch,et al.  Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages , 1968 .

[4]  N. Nolhier,et al.  Accurate transient behavior measurement of high-voltage ESD protections based on a very fast transmission-line pulse system , 2009, 2009 31st EOS/ESD Symposium.

[5]  A. Orlandi,et al.  Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part II- assessment of FSV performance , 2006, IEEE Transactions on Electromagnetic Compatibility.

[6]  Dante M. Tasca,et al.  Pulse Power Failure Modes in Semiconductors , 1970 .

[7]  E. Rosenbaum,et al.  Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[8]  Stephan Frei,et al.  Characterization and modeling of ESD-behavior of multi layer ceramic capacitors , 2013, 2013 International Symposium on Electromagnetic Compatibility.

[9]  F. Caignet,et al.  Behavioral ESD protection modeling to perform system level ESD efficient design , 2012, 2012 Asia-Pacific Symposium on Electromagnetic Compatibility.

[10]  K. Araki,et al.  An application of utilizing the system-efficient-ESD-design (SEED) concept to analyze an LED protection circuit of a cell phone , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.

[11]  F. Caignet,et al.  A System-Level Electrostatic-Discharge-Protection Modeling Methodology for Time-Domain Analysis , 2013, IEEE Transactions on Electromagnetic Compatibility.

[12]  Matthias Stecher,et al.  A TLP-based Human Metal Model ESD-generator for device qualification according to IEC 61000-4-2 , 2010, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility.

[13]  Serge Blonkowski,et al.  Nonlinear capacitance variations in amorphous oxide metal-insulator-metal structures , 2007 .

[14]  F. Caignet,et al.  ESD system level characterization and modeling methods applied to a LIN transceiver , 2011, EOS/ESD Symposium Proceedings.

[15]  D. Pommerenke,et al.  Nonlinear capacitors for ESD protection , 2012, IEEE Electromagnetic Compatibility Magazine.

[16]  H. Asai,et al.  Unified circuit modeling technique for the simulation of electrostatic discharge (ESD) injected by an ESD generator , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.

[17]  Gerd Vandersteen,et al.  System-Level ESD Protection Design Using On-Wafer Characterization and Transient Simulations , 2014, IEEE Transactions on Device and Materials Reliability.

[18]  Pasi Tamminen,et al.  Electrostatic discharge measurement and simulation of a charged power amplifier board , 2009, 2009 European Microwave Conference (EuMC).

[19]  Matthias Stecher,et al.  System ESD robustness by co-design of on-chip and on-board protection measures , 2010, Microelectron. Reliab..

[20]  A. Orlandi,et al.  Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part I-the FSV method , 2006, IEEE Transactions on Electromagnetic Compatibility.

[21]  David Pommerenke,et al.  Numerical modeling of electrostatic discharge generators , 2003 .

[22]  D. S. Campbell,et al.  Thermal failure in semiconductor devices , 1990 .

[23]  David Pommerenke,et al.  Analysis of current sharing in large and small-signal IC pin models , 2014, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014.

[24]  Sergey Bychikhin,et al.  HMM-TLP correlation for system-efficient ESD design , 2012, Microelectron. Reliab..

[25]  C. Duvvury,et al.  IEC system level ESD challenges and effective protection strategy for USB2 interface , 2012, Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012.

[26]  G. Groeseneken,et al.  Comparison of System-Level ESD Design Methodologies—Towards the Efficient and ESD Robust Design of Systems , 2013, IEEE Transactions on Device and Materials Reliability.