Low power design of an SRAM cell for portable devices

This paper focuses on the power dissipation during the Write operation in CMOS SRAM cell for different frequencies. Charging and Discharging of Bit Lines consume more power during the Write "1" and Write "0" operation. In this paper a Proposed SRAM cell, includes two more trail Transistors in the pull down path for proper charging and discharging of Bit Lines. The Proposed SRAM cell designed and implemented with using 90 nm CMOS technology. The Proposed SRAM has been designed and simulated by Microwind 3.1 software. The results of Proposed SRAM cell are taken on different frequencies at power supply of IV. Finally the results are compared with Conventional 6T SRAM cell. The power dissipated in Proposed SRAM cell reduced by 12–38% in comparison to Conventional SRAM cell.

[1]  Gu Ming,et al.  Low power SRAM design using charge sharing technique , 2005, 2005 6th International Conference on ASIC.

[2]  M. Ukita,et al.  A single-bit-line cross-point cell activation (SCPA) architecture for ultra-low-power SRAM's , 1993 .

[3]  Ron Ho,et al.  Low-power SRAM design using half-swing pulse-mode techniques , 1998, IEEE J. Solid State Circuits.

[4]  Lee-Sup Kim,et al.  A low-power SRAM using hierarchical bit line and local sense amplifiers , 2005, IEEE Journal of Solid-State Circuits.

[5]  Mohammad Sharifkhani,et al.  Segmented Virtual Ground Architecture for Low-Power Embedded SRAM , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  G. S. Visweswaran,et al.  A low power 256 KB SRAM design , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[7]  Yusuf Leblebici,et al.  Leakage Current Reduction Using Subthreshold Source-Coupled Logic , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Behzad Ebrahimi,et al.  Low Standby Power and Robust FinFET Based SRAM Design , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[9]  Keshab K. Parhi,et al.  Low power SRAM design using hierarchical divided bit-line approach , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).