12b 100MS/s 1.1V 0.43mm 2 ADC optimized in a 45nm CMOS technology
暂无分享,去创建一个
[1] Un-Ku Moon,et al. Low voltage high-SNR pipeline data converters , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..
[2] Man-Kay Law,et al. Ultra-area-efficient three-stage amplifier using current buffer Miller compensation and parallel compensation , 2012 .
[3] Hae-Seung Lee,et al. A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration , 2010, 2010 Symposium on VLSI Circuits.
[4] Ho-Young Lee,et al. A 3.0V 12b 120 Msample/s CMOS pipelined ADC , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[5] Seung-Hoon Lee,et al. A Single Amplifier-Based 12-bit 100 MS/s 1 V 19 mW 0.13 µm CMOS ADC with Various Power and Area Minimized Circuit Techniques , 2011, IEICE Trans. Electron..
[6] Michael P. Flynn,et al. A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.
[7] Seung-Hoon Lee,et al. A 0.31 pJ/Conversion-Step 12-Bit 100 MS/s 0.13 µm CMOS A/D Converter for 3G Communication Systems , 2009, IEICE Trans. Electron..
[8] Seung-Hoon Lee,et al. A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.