Reticle enhancement technology: implications and challenges for physical design

In this paper, we review phase shift lithography, rule vs. model based methods for OPC and model-based tiling, and discuss their implications for layout and verification. We will discuss novel approaches, using polarizing films on reticles, which change the game for phase-shift coloring, and could lead to a new direction in c:PSM constraints on physical design. We emphasize the need to do tiling that is model-driven and uses optimization techniques to achieve planarity for better manufacturing tolerance in the subwavelength dimensions era. Electromagnetic solver results will be presented which estimate the effect of tiling on circuit timing.

[1]  Bob Jarvis,et al.  Reticle enhancement technology trends: resource and manufacturability implications for the implementation of physical designs , 2001, ISPD '01.

[2]  Keun-Ho Lee,et al.  An exhaustive method for characterizing the interconnect capacitance considering the floating dummy-fills by employing an efficient field solving algorithm , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[3]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, DAC.

[4]  Andrew B. Kahng,et al.  Filling algorithms and analyses for layout density control , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Andrew B. Kahng,et al.  Practical iterated fill synthesis for CMP uniformity , 2000, DAC.

[6]  Martin D. F. Wong,et al.  Dummy feature placement for chemical-mechanical polishing uniformity in a shallow trench isolation process , 2001, ISPD '01.

[7]  Andrew B. Kahng,et al.  Subwavelength optical lithography: challenges and impact on physical design , 1999, ISPD '99.

[8]  Andrew B. Kahng,et al.  Hierarchical dummy fill for process uniformity , 2001, ASP-DAC '01.

[9]  Andrew B. Kahng,et al.  Optimal phase conflict removal for layout of dark field alternating phase shifting masks , 1999, ISPD '99.

[10]  Fook-Luen Heng,et al.  Enabling alternating phase shifted mask designs for a full logic gate level: design rules and design rule checking , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[11]  Sani R. Nassif,et al.  A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance , 2000, Proceedings 37th Design Automation Conference.

[12]  D. A. Dunnett.  Classical Electrodynamics , 2020, Nature.