Logic controller design system supporting UML activity diagrams

The paper introduces a logic controller design system, called PNAD, supporting UML activity diagrams in version 2.x as a semi-formal specification technique. The system enables transformation of activity diagrams into control Petri nets, their formal verification using model checking technique and the nuXmv tool, generation of synthesizable code in hardware description language VHDL and generation of C code for microcontrollers. The benefits include the support for discrete event system development since the specification till prototype implementation. Additionally, reverse transformation from control Petri nets into UML activity diagrams is also possible. The internal representation of diagrams is based on XML files. The usage of proposed system is illustrated on an example of concrete production process.

[1]  Tim Schattkowsky,et al.  UML 2.0 - overview and perspectives in SoC design , 2005, Design, Automation and Test in Europe.

[2]  W. Marsden.  I and J , 2012 .

[3]  Hassane Alla,et al.  Discrete, continuous, and hybrid Petri Nets , 2004 .

[4]  Iwona Grobelna,et al.  Deadlock detection in Petri nets: One trace for one deadlock? , 2014, 2014 7th International Conference on Human System Interactions (HSI).

[5]  Marco Roveri,et al.  The nuXmv Symbolic Model Checker , 2014, CAV.

[6]  Michael Huth.  Logic In Computer Science , 1999 .

[7]  Łukasz Stefanowicz,et al.  Theoretical Aspects of Petri Nets Decomposition Based on Invariants and Hypergraphs , 2014 .

[8]  Iwona Grobelna,et al.  Formal verification of embedded logic controller specification with computer deduction in temporal logic , 2011 .

[9]  Mark Ryan,et al.  Logic in Computer Science: Modelling and Reasoning about Systems , 2000 .

[10]  Peter Marwedel,et al.  Embedded system design , 2021, Embedded Systems.

[11]  Stephan Merz,et al.  Model Checking , 2000 .

[12]  M. Adamski,et al.  Hierarchical UML activity diagrams into control interpreted petri nets transformation , 2012, Proceedings of the 19th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2012.

[13]  Andrei Karatkevich,et al.  Dynamic analysis of Petri net-based discrete systems , 2007 .

[14]  Luís Gomes,et al.  Modeling Formalisms for Embedded System Design , 2005, Embedded Systems Handbook.

[15]  Marian Adamski,et al.  Hardware behavioural modelling, verification and synthesis with UML 2.x activity diagrams , 2012, PDeS.

[16]  Daniel D. Gajski,et al.  Embedded System Design: Modeling, Synthesis and Verification , 2013 .

[17]  E. Allen Emerson,et al.  The Beginning of Model Checking: A Personal Perspective , 2008, 25 Years of Model Checking.

[18]  Iwona Grobelna,et al.  UML activity diagram swimlanes in logic controller design , 2015 .