Analog design for reuse-case study: very low-voltage /spl Delta//spl Sigma/ modulator
暂无分享,去创建一个
[1] W. Sansen,et al. A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.
[2] Mohamed Dessouky,et al. A layout approach for electrical and physical design integration of high-performance analog circuits , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).
[3] Alberto Sangiovanni-Vincentelli,et al. A module generator for high-speed CMOS current output digital/analog converters , 1996 .
[4] Kenneth Francken,et al. Methodology for analog technology porting including performance tuning , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[5] J.L. Huertas,et al. A Vertically-Integrated Tool for Automated Design of ΔΣ Modulators , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.
[6] M. Dessouky,et al. Layout-oriented synthesis of high performance analog circuits , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).
[7] Rob A. Rutenbar,et al. A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC , 2000, Proceedings 37th Design Automation Conference.
[8] Andreas Kaiser,et al. Very low-voltage fully differential amplifier for switched-capacitor applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).