An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing

A new approach to an analog ultra-low power medium-resolution vision chip design is presented. The prototype chip performs low-level image processing algorithms in real time. Only a photo-diode, MOS switches and two capacitors are used to create an analog processing element (APE) that is able to realize any convolution algorithm based on a full 3 × 3 kernel. The proof-of-concept circuit is implemented in 0.35 μm CMOS technology, and contains a 64 × 64 SIMD matrix with embedded APEs. The matrix dissipates less than 0.3 mW (less than 0.1 W per APE) of power under 3.3 V supply, and its image processing speed is up to 100 frames/s.

[1]  Sanshiro Shishido,et al.  A 3.6pW/frame·pixel 1.35V PWM CMOS Imager with Dynamic Pixel Readout and no Static Bias Current , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Gustavo Liñán Cembrano,et al.  A 1000 FPS at 128×128 vision processor with 8-bit digitized I/O , 2004, IEEE J. Solid State Circuits.

[3]  S. Espejo,et al.  A 1000 FPS at 128/spl times/128 vision processor with 8-bit digitized I/O , 2004, IEEE Journal of Solid-State Circuits.

[4]  David Blaauw,et al.  A 0.5 V Sub-Microwatt CMOS Image Sensor With Pulse-Width Modulation Read-Out , 2010, IEEE Journal of Solid-State Circuits.

[5]  M. Kyomasu,et al.  A new MOS imager using photodiode as current source , 1991 .

[6]  Tadashi Shibata,et al.  A Pixel-Parallel Self-Similitude Processing for Multiple-Resolution Edge-Filtering Analog Image Sensors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  R. Genov,et al.  Focal-Plane Algorithmically-Multiplying CMOS Computational Image Sensor , 2009, IEEE Journal of Solid-State Circuits.

[8]  Piotr Dudek,et al.  A general-purpose processor-per-pixel analog SIMD vision chip , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Piotr Dudek,et al.  A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  A. El Gamal,et al.  CMOS image sensors , 2005, IEEE Circuits and Devices Magazine.

[11]  E.R. Fossum,et al.  A 1.2 V micropower CMOS active pixel image sensor for portable applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  Amine Bermak,et al.  A Low-Power Energy-Harvesting Logarithmic CMOS Image Sensor With Reconfigurable Resolution Using Two-Level Quantization Scheme , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Michael W. Hoffman,et al.  A CMOS Image Sensor for Multi-Level Focal Plane Image Decomposition , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Charles M. Higgins,et al.  Pulse-based 2-D motion sensors , 1999 .

[15]  Viktor Gruev,et al.  Linear current mode image sensor with focal plane spatial image processing , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[16]  A. Dickinson,et al.  A 256/spl times/256 CMOS active pixel image sensor with motion detection , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[17]  David Stoppa,et al.  A CMOS image sensor with programmable pixel-level analog processing , 2005, IEEE Transactions on Neural Networks.

[18]  Jan Van der Spiegel,et al.  Current Mode Image Sensor With Two Transistors per Pixel , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Ralph Etienne-Cummings,et al.  Implementation of steerable spatiotemporal image filters on the focal plane , 2002 .

[20]  Ralph Etienne-Cummings,et al.  A programmable focal-plane MIMD image processor chip , 2001, IEEE J. Solid State Circuits.

[21]  Lionel Lacassagne,et al.  Image Processing Vision Systems: Standard Image Sensors Versus Retinas , 2007, IEEE Transactions on Instrumentation and Measurement.

[22]  M. Paindavoine,et al.  A 10 000 fps CMOS Sensor With Massively Parallel Image Processing , 2008, IEEE Journal of Solid-State Circuits.

[23]  S. Decker,et al.  A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).