A CMOS 33-mW 100-MHz 80-dB SFDR sample-and-hold amplifier

A high-speed high-resolution sample-and-hold amplifier (SHA) is designed for time-interleaved analog-to-digital converter applications. Using the techniques of precharging and output capacitor coupling can mitigate the stringent performance requirements for the opamp, resulting in low power dissipation. Implemented in a standard 0.25 /spl mu/m CMOS technology, the SHA achieves 80 dB spurious-free dynamic range (SFDR) for a 1.8 Vpp output at 100 MHz Nyquist sampling rate. The SHA occupies a die area of 0.35 mm/sup 2/ and dissipates 33 mW from a single 2.5 V supply.

[1]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  Shin-Il Lim,et al.  A 12 b 10 MHz 250 mW CMOS A/D converter , 1996 .

[3]  R. H. Walden,et al.  Analog-to-digital converter technology comparison , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[4]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[5]  Bang-Sup Song,et al.  A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[6]  Bruce A. Wooley,et al.  A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter , 1998 .

[7]  M. Vertregt,et al.  A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration , 2001, IEEE J. Solid State Circuits.

[8]  T. Hornak,et al.  A 1-GHz 6-bit ADC system , 1987 .

[9]  J. A. Wepman.  Analog-to-digital converters and their applications in radio receivers , 1995 .

[10]  F. Murden,et al.  A new paradigm for base station receivers: high IF sampling + digital filtering , 1997, 1997 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Technical Papers.

[11]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[12]  Khayrollah Hadidi,et al.  An open-loop full CMOS 103 MHz -61 dB THD S/H circuit , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[13]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[14]  A. Boni,et al.  A 10-b 185-MS/s track-and-hold in 0.35-/spl mu/m CMOS , 2001 .