Breakthrough technologies for the high-performance electrical ATM switching system

A high-performance electrical asynchronous transfer mode (ATM) switching system is described with the goal of Tb/s ATM switching. The first step system was to use advanced Si-bipolar very large scale integrated (VLSI) technologies and the multichip technique. 1.0 /spl mu/m bipolar SST technologies and Cu-polyimide multilayer MCM realized a 160 Gb/s throughput ATM system. The performance limitations of the 160 Gb/s system were power supply/cooling and module interconnection. The new ATM switching system, named OPTIMA-1, adopted optical interconnection/distribution to overcome the limitations and achieve 640 Gb/s. The system uses high-performance complementary metal-oxide-semiconductor (CMOS) devices and optical wavelength division multiplexing (WDM) interconnection. Combining OPTIMA-1 with optical cell-by-cell routing functions, i.e., photonic packet routing, can realize variable bandwidth links for 5 Tb/s ATM systems. This paper first reviews high-performance electrical ATM (packet) switching system architecture and hardware technologies. In addition, system limitations are described. Next, the important breakthrough technology of optical WDM interconnection is highlighted. These technologies are adopted to form OPTIMA-1, a prototype of which is demonstrated. The key technologies of the system are advanced 80 Gb/s CMOS/MCM, electrical technologies, and 10 Gb/s, 8 WDM, 8/spl times/8 optical interconnection. Details of implementation technologies are also described. Optical cell-by-cell (packet-by-packet) routing is now being studied. From the architectural viewpoint, dynamic link bandwidth sharing will be adopted. In addition, an AWG that performs cell-by-cell routing and a distributed large scale ATM system are realized. Optical routing achieves the 5 Tb/s needed in future B-ISDN ATM backbone systems.

[1]  Tadashi Sakai,et al.  Gigabit logic bipolar technology: advanced super self-aligned process technology , 1983 .

[2]  T. Takahashi,et al.  Broadband packet switching network featuring dynamic link speed control , 1988 .

[3]  T. Suzuki,et al.  Output‐buffer switch architecture for asynchronous transfer mode , 1989 .

[4]  Naoaki Yamanaka,et al.  Multichip 1.8-Gb/s high-speed space-division switching module using copper-polyimide multilayer substrate , 1990, 40th Conference Proceedings on Electronic Components and Technology.

[5]  Koso Murakami,et al.  A development of a high speed ATM switching LSIC , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[6]  H. Yamada,et al.  An atm switching system based on a distributed control architecture , 1990, International Symposium on Switching.

[7]  Takahiko Kozaki,et al.  32 x 32 Shared Buffer Type ATM Switch VLSI's for B-ISDN's , 1991, IEEE J. Sel. Areas Commun..

[8]  R. Muller,et al.  A Multifunctional High Speed Switching Element for ATM Applications , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[9]  S. Sasaki,et al.  1.8-Gb/s high-speed multichip switching module using copper-polyimide multilayer substrate , 1991 .

[10]  H. Ishikawa,et al.  Evolving from narrowband (ISDN) , 1992, IEEE Communications Magazine.

[11]  G. Gallassi,et al.  System and performance design of the ATM node UT-XC , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[12]  Kouichi Genda,et al.  A 160-Gb/s ATM switching system using an internal speed-up crossbar switch , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[13]  K. Oda,et al.  Transmission characteristics of arrayed waveguide N/spl times/N wavelength multiplexer , 1995 .

[14]  Paul Anthony Kirkby,et al.  A high-capacity ATM switch based on advanced electronic and optical technologies , 1995 .

[15]  Jean C. Walrand,et al.  Achieving 100% throughput in an input-queued switch , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[16]  A. Hakata,et al.  160 Gbit/s ATM switching system for public network , 1996, Proceedings of GLOBECOM'96. 1996 IEEE Global Telecommunications Conference.

[17]  Eiji Oki,et al.  Scalable crosspoint buffering ATM switch architecture using distributed arbitration scheme , 1997, IEEE ATM '97 Workshop Proceedings (Cat. No.97TH8316).

[18]  Eiji Oki,et al.  A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers , 1998 .

[19]  Erwin P. Rathgeb.  Architecture of a Multigigabit ATM Core Switch for the B-ISDN , 1998 .

[20]  Naoaki Yamanaka,et al.  Architectural choices in large scale ATM switches , 1998 .

[21]  Naoaki Yamanaka,et al.  Tb/s WDM interconnection system with pocket-size 10 Gb/s transmitter/receiver module and AWG router , 1998, 24th European Conference on Optical Communication. ECOC '98 (IEEE Cat. No.98TH8398).

[22]  Eiji Oki,et al.  Tandem-crosspoint ATM switch with input and output buffers , 1998, IEEE Communications Letters.

[23]  Eiji Oki,et al.  Scalable 3-Stage ATM Switch Architecture Using Optical WDM Grouped Links Based on Dynamic Bandwidth Sharing , 1999 .