High-performance Current Mode Receiver Design for On-chip VLSI Interconnects

This paper presents an efficient receiver design for on-chip current mode signaling (CMS) interconnects. The CMS interconnects using proposed receiver have 34 % lesser delay for interconnect length of 20 mm and around 3 times higher throughput at room temperature than that of conventional voltage mode signaling (VMS) interconnects. The analysis is performed for single-ended interconnects. The present work is useful for analyzing the effectiveness of voltage and current mode signaling techniques for on-chip interconnects. The simulations are performed for 180-nm technology node using Tanner EDA tool.

[1]  A. K. Mal,et al.  An explicit approach for bandwidth evaluation of on-chip VLSI RC interconnects with current mode signaling technique , 2010, 2010 Second International conference on Computing, Communication and Networking Technologies.

[2]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Fei Yuan,et al.  CMOS Current-Mode Circuits for Data Communications (Analog Circuits and Signal Processing) , 2006 .

[4]  J.A. Davis,et al.  Analysis and optimization of coplanar RLC lines for GSI global interconnection , 2004, IEEE Transactions on Electron Devices.

[5]  Dinesh Sharma,et al.  A novel low power multilevel current mode interconnect system , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[6]  Rajeevan Chandel,et al.  An analysis of interconnect delay minimization by low-voltage repeater insertion , 2007, Microelectron. J..

[7]  Yash Agrawal,et al.  Design and analysis of efficient multilevel receiver for current mode interconnect system , 2014, 2014 IEEE Students' Conference on Electrical, Electronics and Computer Science.

[8]  Maryam Shojaei Baghini,et al.  A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Shyh-Chyi Wong,et al.  Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .

[10]  M. Khalil-Hani,et al.  s.RABILA2: An optimal VLSI routing algorithm with buffer insertion using iterative RLC model , 2012, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

[11]  Rajeevan Chandel,et al.  Sub-Threshold Delay and Power Analysis of Complementary Metal-Oxide Semiconductor Buffer Driven Interconnect Load for Ultra Low Power Applications , 2012, J. Low Power Electron..