Testing a CMOS operational amplifier circuit using a combination of oscillation and IDDQ test methods

and my brother Kiran, for their constant prayers and encouragement throughout my life. I am very grateful to my advisor Dr. A. Srivastava for his guidance, patience and understanding throughout this work. His suggestions, discussions and constant encouragement have helped me to get a deep insight in the field of VLSI design. Departments, for supporting me financially during my stay at LSU. I am very thankful to my friends Anand, Satish and Syam for their extensive help throughout my graduate studies at LSU. I take this opportunity to thank my friends Maruthi, Sudheer, Anoop and Siva for their help and encouragement at times I needed them. I would also like to thank all my friends here who made my stay at LSU an enjoyable and a memorable one. Last of all I thank GOD for keeping me in good health and spirits throughout my stay at LSU.

[1]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[2]  Joan Figueras,et al.  Proportional BIC sensor for current testing , 1992, J. Electron. Test..

[3]  Karim Arabi,et al.  A new built-in self-test approach for digital-to-analog and analog-to-digital converters , 1994, ICCAD.

[4]  Keith Baker,et al.  I/sub DDQ/ testing because 'zero defects isn't enough': a Philips perspective , 1990, Proceedings. International Test Conference 1990.

[5]  K. Arabi,et al.  Design for testability of embedded integrated operational amplifiers , 1998, IEEE J. Solid State Circuits.

[6]  Franc Novak,et al.  Design of oscillation-based test structures for active RC filters , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[7]  Changku Hwang,et al.  On-Chip I/sub DDQ/ testability schemes for detecting multiple faults in CMOS ICs , 1996 .

[8]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[9]  Bozena Kaminska,et al.  Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[10]  R. D. McLeod,et al.  Built-in current mode circuits for I/sub ddq/ monitoring , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[11]  T. R. Viswanathan,et al.  Integrated circuit testing for quality assurance in manufacturing: history, current status, and future trends , 1997 .

[12]  Gordon W. Roberts,et al.  On-chip analog signal generation for mixed-signal built-in self-test , 1999 .

[13]  Gloria Huertas,et al.  Practical solutions for the application of the oscillation-based-test in analog integrated circuits , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[14]  Ching-Wen Hsue,et al.  Built-In Current Sensor for IDDQ Test in CMOS , 1993 .

[15]  Randall L. Geiger,et al.  VLSI Design Techniques for Analog and Digital Circuits , 1989 .

[16]  Karim Arabi,et al.  Digital oscillation-test method for delay and stuck-at fault testing of digital circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[17]  Ching-Wen Hsue,et al.  Built-in current sensor for I/sub DDQ/ test in CMOS , 1993, Proceedings of IEEE International Test Conference - (ITC).

[18]  Steven D. McEuen.  Reliability benefits of IDDQ , 1992, J. Electron. Test..

[19]  Srinivas Rao Aluri,et al.  Iddq testing of a CMOS 10-bit charge scaling digital-to-analog converter , 2003 .

[20]  Antonio Rubio,et al.  Quiescent current sensor circuits in digital VLSI CMOS testing , 1990 .

[21]  M. Zwolinski,et al.  Testing analog circuits by supply voltage variation and supply current monitoring , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[22]  Alfred L. Crouch,et al.  Design-For-Test For Digital IC's and Embedded Core Systems , 1999 .

[23]  Wojciech Maly,et al.  Design of ICs applying built-in current testing , 1992, J. Electron. Test..

[24]  Keith Baker,et al.  Mixed signal test-techniques, applications and demands , 1996 .

[25]  Jose Pineda de Gyvez,et al.  Built-in current sensor for ?IDDQ testing , 2004 .

[26]  Franc Novak,et al.  Enhancing design-for-test for active analog filters by using CLP(ℜ) , 1993 .

[27]  S. Liu,et al.  Small-signal MOSFET models for analog circuit design , 1982 .

[28]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Vladimir Kolarik,et al.  A design-for-test technique for switched-capacitor filters , 1994, Proceedings of IEEE VLSI Test Symposium.

[30]  Mani Soma.  A design-for-test methodology for active analog filters , 1990, Proceedings. International Test Conference 1990.

[31]  Gloria Huertas,et al.  Practical Oscillation-Based Test of Integrated Filters , 2002, IEEE Des. Test Comput..

[32]  A. P. Dorey,et al.  Testing analogue circuits by AC power supply voltage , 1996, Proceedings of 9th International Conference on VLSI Design.

[33]  James C. Daly,et al.  On-chip current sensing circuit for CMOS VLSI , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[34]  Karim Arabi,et al.  Testing analog and mixed-signal integrated circuits using oscillation-test method , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Charles F. Hawkins,et al.  Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs , 1985, ITC.

[36]  A. Sangiovanni-Vincentelli,et al.  Optimal test set design for analog circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[37]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[38]  Víctor H. Champac,et al.  Quiescent current analysis and experimentation of defective CMOS circuits , 1992, J. Electron. Test..

[39]  Bapiraju Vinnakota,et al.  DFT for digital detection of analog parametric faults in SC filters , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[41]  Charles F. Hawkins,et al.  IDDQ Testing: Issues Present and Future , 1996, IEEE Des. Test Comput..

[42]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[43]  R. Rajsuman,et al.  Iddq testing for CMOS VLSI , 1994, Proceedings of the IEEE.

[44]  B. Kaminska,et al.  Oscillation-test strategy for analog and mixed-signal integrated circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[45]  A. P. Dorey,et al.  Testing analogue circuits by power supply voltage control , 1994 .