A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS

A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an IM3 < ?-60 dBc beyond 1 GHz while driving a 50 ? load with an output swing of 2.5 Vppd and dissipating a power of 188 mW. The SFDR measured at 2.9n GS/s is better than 60 dB beyond 340 MHz while the SFDR measured at 1.6 GS/s is better than 60 dB beyond 440 MHz. The increase in performance at high-frequencies, compared to previously published results, is mainly obtained by adding local cascodes on top of the current-switches with ?always-ON? biasing.

[1]  M. Steyaert,et al.  A 11 mW 68dB SFDR 100 MHz bandwidth ΔΣ-DAC based on a 5-bit 1GS/s core in 130nm , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[2]  D.A. Mercer,et al.  Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18-$\mu$m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[3]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[4]  Henk Termeer,et al.  An Oversampled Multi-bit CMOS D/A Converter For Digital Audio With 115dB Dynamic Range , 1991 .

[5]  R. Adams,et al.  A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  W. Schofield,et al.  A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Kok Lim Chan,et al.  Dynamic Element Matching to Prevent Nonlinear Distortion From Pulse-Shape Mismatches in High-Resolution DACs , 2008, IEEE Journal of Solid-State Circuits.

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[10]  Pieter Palmers,et al.  A 11 mW 68dB SFDR 100 MHz bandwidth delta-sigma-DAC based on a 5-bit 1GS/s core in 130 nm , 2008, ESSCIRC 2008.

[11]  Masao Nakaya,et al.  An 80-MHz 8-bit CMOS D/A converter , 1986 .

[12]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .