Occurrence of giant current fluctuations in 2D tunnel junction arrays

Abstract Some 2D arrays composed of nanometer-size islands exhibit very large fluctuations in the current responses. The model and numerical tool presented here show that such devices are characterized by a dominant conduction path. In this paper, we explain the origin of this important noise, and suggest a design modification to reduce it. Then the same model is applied to a floating gate array (FG) on top of a tiny channel (FG-MOS). We show that in order to avoid giant current variations in the read process, large tunnel junctions are prerequisite between FG and channel, yet also between dots within the FG, even if the latter process is not correlated to the FG total retention time.

[1]  Temperature behavior of multiple tunnel junction devices based on disordered dot arrays , 2000 .

[2]  David J. Frank,et al.  Nanoscale CMOS , 1999, Proc. IEEE.

[3]  R. A. Smith,et al.  Gate controlled Coulomb blockade effects in the conduction of a silicon quantum wire , 1997 .

[4]  T. Eiles,et al.  Noise in the Coulomb blockade electrometer , 1992 .

[5]  H. Ahmed,et al.  Coulomb blockade memory using integrated single-electron transistor/metal-oxide-semiconductor transistor gain cells , 2000 .

[6]  Shlomo Nir,et al.  NATO ASI Series , 1995 .

[7]  H. Ahmed,et al.  The effect of offset charge deposited directly onto single-electron devices , 1998 .

[8]  Wei Chen,et al.  Coulomb blockade at 77 K in nanoscale metallic islands in a lateral nanostructure , 1995 .

[9]  R. M. Westervelt,et al.  Self-assembled chains of graphitized carbon nanoparticles , 1999 .

[10]  Mullen,et al.  I-V characteristics of coupled ultrasmall-capacitance normal tunnel junctions. , 1988, Physical review. B, Condensed matter.

[11]  Kazuo Nakazato,et al.  A memory cell with single-electron and metal-oxide-semiconductor transistor integration , 1999 .

[12]  Eun Kyu Kim,et al.  Fabrication and room-temperature characterization of a silicon self-assembled quantum-dot transistor , 1998 .

[13]  Konstantin K. Likharev,et al.  Single Electronics: A Correlated Transfer of Single Electrons and Cooper Pairs in Systems of Small Tunnel Junctions , 1991 .

[14]  Yasunobu Nakamura,et al.  Room-temperature Al single-electron transistor made by electron-beam lithography , 2000 .

[15]  C. Vieu,et al.  Electron transport in metallic dot arrays: Effect of a broad dispersion in the tunnel junction dimensions , 1998 .

[16]  Wolf,et al.  Background charge noise in metallic single-electron tunneling devices. , 1996, Physical review. B, Condensed matter.

[17]  Tunneling time and offset charging in small tunnel junctions , 1990 .

[18]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[19]  Y. Naveh,et al.  Modeling of 10-nm-scale ballistic MOSFET's , 2000, IEEE Electron Device Letters.

[20]  Paul S. Peercy,et al.  The drive to miniaturization , 2000, Nature.

[21]  J. Simmons.  Generalized Formula for the Electric Tunnel Effect between Similar Electrodes Separated by a Thin Insulating Film , 1963 .

[22]  J. Giérak,et al.  Temperature evolution of multiple tunnel junction devices made with disordered two-dimensional arrays of metallic islands , 1999 .

[23]  Dmitri V. Averin,et al.  Macroscopic Quantum Tunneling of Charge and Co-Tunneling , 1992 .

[24]  Kazuo Nakazato,et al.  Single-electron memory , 1993 .

[25]  T. Claeson,et al.  Gain dependence of the noise in the single electron transistor , 1998, cond-mat/9806354.

[26]  A. A. Maradudin,et al.  Modern Problems in Condensed Matter Sciences , 1991 .

[27]  Panagiotis Dimitrakis,et al.  MOS memory structures by very-low-energy-implanted Si in thin SiO2 , 2003 .

[28]  Konstantin K. Likharev,et al.  MULTIPLE-JUNCTION SINGLE-ELECTRON TRANSISTORS FOR DIGITAL APPLICATIONS , 1998 .

[29]  Kazuo Yano,et al.  Single-electron memory for giga-to-tera bit storage , 1999, Proc. IEEE.

[30]  Sandip Tiwari,et al.  A silicon nanocrystals based memory , 1996 .

[31]  Michel H. Devoret,et al.  Amplifying quantum signals with the single-electron transistor , 2000, Nature.

[32]  A. Claverie,et al.  Transmission electron microscopy measurements of the injection distances in nanocrystal-based memories , 2003 .

[33]  Haroon Ahmed,et al.  Silicon single electron memory cell , 1998 .

[34]  J. Mooij,et al.  Single Charges in 2-Dimensional Junction Arrays , 1992 .

[35]  Gert-Ludwig Ingold,et al.  Charge Tunneling Rates in Ultrasmall Junctions , 1992 .