Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core
暂无分享,去创建一个
[1] Hideo Ito,et al. Efficient test data decompression for system-on-a-chip using an embedded FPGA core , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[2] Raimund Ubar,et al. Test cost minimization for hybrid BIST , 2000, Proceedings IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.
[3] Emmanouil Kalligeros,et al. A ROMless LFSR reseeding scheme for scan-based BIST , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..
[4] Frank Vahid,et al. Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic , 2002, IEEE Des. Test Comput..
[5] Nur A. Touba,et al. Bit-fixing in pseudorandom sequences for scan BIST , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Charles E. Stroud. A Designer's Guide to Built-In Self-Test , 2002 .
[7] Gundolf Kiefer,et al. Deterministic BIST with multiple scan chains , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[8] Janusz Rajski. DFT for high-quality low cost manufacturing test , 2001, Proceedings 10th Asian Test Symposium.
[9] Gundolf Kiefer,et al. Application of deterministic logic BIST on industrial circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[10] Ajay Khoche,et al. Packet-based input test data compression techniques , 2002, Proceedings. International Test Conference.
[11] Yervant Zorian,et al. Testing Embedded-Core-Based System Chips , 1999, Computer.
[12] Steven J. E. Wilton,et al. Programmable logic IP cores in SoC design: opportunities and challenges , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).
[13] Charles E. Stroud,et al. Using embedded FPGAs for SoC yield improvement , 2002, DAC '02.
[14] Jacob A. Abraham,et al. Optimal BIST using an embedded microprocessor , 2002, Proceedings. International Test Conference.
[15] Kwame Osei Boateng,et al. BIST-aided scan test - a new method for test cost reduction , 2003, Proceedings. 21st VLSI Test Symposium, 2003..
[16] Hans-Joachim Wunderlich,et al. Mixed-Mode BIST Using Embedded Processors , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[17] H. Wunderlich,et al. Bit-flipping BIST , 1996, ICCAD 1996.
[18] Janak H. Patel,et al. Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[19] Paul S. Zuchowski,et al. A hybrid ASIC and FPGA architecture , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..
[20] Ajay Khoche,et al. Test economics for multi-site test with modern cost reduction techniques , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[21] Nur A. Touba,et al. Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.