Reliability of Ultra-Thin Embedded Silicon Fan-Out (eSiFO) Package Directly Assembled on PCB for Mobile Applications

In this paper, ultra-thin eSiFO packages with body thickness of 150 µm were presented and the reliability were comprehensively studied, with an emphasis on temperature cycling (TC) and drop test reliability. The test vehicle was designed in two different sizes: a 3×3 mm package with a single 1.4×1.4 mm embedded die and a 9×9 mm package with a single 7×7 mm embedded die. Several electrical measurement structures, such as daisy chains, Kelvin test units and leakage current test units were built in the test vehicles. Manufacturing process of the ultra-thin test vehicles were described at the first, then the package level reliability and board level reliability were also studied. The possible failure modes were determined by electrical test and cross-section observation. Experimental results show that ultra-thin eSiFO packages have a stable manufacturing process, good package level reliability and board level drop reliability acceptable for mobile applications regardless of the package size. Temperature cycling on board experiments show that ultra-thin eSiFO package has a similar solder joint fatigue life to standard WLCSPs and typical eWLBs. The results of this work offer an important reference for reliability of embedded, fan-out packages and other ultra-thin WLCSPs.

[1]  Martin Zimmermann,et al.  Ultra-thin chip technology and applications, a new paradigm in silicon technology , 2010 .

[2]  V. Fusco,et al.  Low-loss CPW lines on surface stabilized high-resistivity silicon , 1999, IEEE Microwave and Guided Wave Letters.

[3]  Beth Keser,et al.  Improvement in WL-CSP reliability by wafer thinning , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[4]  Steve Chiu,et al.  Development and characterization of new generation panel fan-out (P-FO) packaging technology , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[5]  Fengman Liu,et al.  Thermal characterization of a novel 3D stacked package structure by CFD simulation , 2016, 2016 17th International Conference on Electronic Packaging Technology (ICEPT).

[6]  Daquan Yu.  Embedded Silicon Fan-Out (eSiFO®) Technology for Wafer-Level System Integration , 2019, Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies.

[8]  Rao Tummala,et al.  First Demonstration of Panel Glass Fan-Out (GFO) Packages for High I/O Density and High Frequency Multi-chip Integration , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[9]  T. Meyer,et al.  Embedded wafer level ball grid array (eWLB) , 2006, 2006 8th Electronics Packaging Technology Conference.

[10]  Seung Wook Yoon,et al.  3D eWLB (embedded wafer level BGA) technology for 3D-packaging/3D-SiP (Systems-in-Package) applications , 2009, 2009 11th Electronics Packaging Technology Conference.

[11]  J. Bauer,et al.  From wafer level to panel level mold embedding , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[12]  Curtis Zwenger,et al.  Silicon Wafer Integrated Fan-out Technology , 2015 .

[13]  Jerry White,et al.  WL-CSP reliability with various solder alloys and die thicknesses , 2004, Microelectron. Reliab..

[14]  Hannes Stahr,et al.  EMBEDDED COMPONENTS ON THE WAY TO INDUSTRIALISATION , 2011 .

[15]  H. Hedler,et al.  An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.

[16]  Soon Wee Ho,et al.  Solutions Strategies for Die Shift Problem in Wafer Level Compression Molding , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[17]  Li Yang,et al.  Embedded Si Fan Out: A Low Cost Wafer Level Packaging Technology without Molding and De-Bonding Processes , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[18]  M. Wojnowski,et al.  Embedded wafer level ball grid array (eWLB) technology for system integration , 2010, 2010 IEEE CPMT Symposium Japan.

[19]  Douglas Yu,et al.  InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[20]  Andy Tseng,et al.  Thin packages enabling thin mobile products , 2012, 2012 14th International Conference on Electronic Materials and Packaging (EMAP).

[21]  Rao Tummala,et al.  Future of embedding and fan-out technologies , 2017, 2017 Pan Pacific Microelectronics Symposium (Pan Pacific).

[22]  Won Kyoung Choi,et al.  Board level solder joint reliability modeling of Embedded Wafer Level BGA (eWLB) packages under temperature cycling test conditions , 2011, 2011 IEEE 13th Electronics Packaging Technology Conference.

[23]  Daquan Yu,et al.  Embedded Silicon Fan-Out (eSiFO): A Promising Wafer Level Packaging Technology for Multi-chip and 3D System Integration , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[24]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.