Implementation of a DAB receiver with FPGA technology

This paper describes the implementation of the main digital blocks of a DAB receiver. Hardware design is coded using HDL languages. Implementation is realized in a Virtex2 device. The integration of digital blocks, in order to implement a complete receiver, is analyzed

[1]  Dennis Goeckel,et al.  A reconfigurable, power-efficient adaptive Viterbi decoder , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  M.J. Canet,et al.  FPGA implementation of an IF transceiver for OFDM-based WLAN , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[3]  Juhyun Lee,et al.  Channel decoder architecture of OFDM based DMB system , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  Hsiao-Hsing Chou,et al.  Design and implementation of a DAB channel decoder , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).