Evaluating the Fault Tolerance of Stateful TMR
暂无分享,去创建一个
[1] Arnaud Virazel,et al. Using TMR Architectures for Yield Improvement , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.
[2] Minoru Uehara,et al. Evaluation of Stateful Reliability Counter in Small-World Cellular Neural Networks , 2009, 2009 International Conference on Network-Based Information Systems.
[3] Mostafa Abd-El-Barr,et al. Design and analysis of reliablle and fault-tolerant computer systems , 2007 .
[4] Dhiraj K. Pradhan,et al. Fault-tolerant computer system design , 1996 .
[5] Minoru Uehara,et al. Proposal of Stateful Relilability Counter in Small-World Cellular Neural Networks , 2009, 2009 International Conference on Complex, Intelligent and Software Intensive Systems.