Topology optimization and Monte Carlo multithreading simulation for fault-tolerant nanoarrays

Nanocomputation based on emerging devices is becoming a major subject of study as a possible alternative to CMOS. These new technologies are highly defective due to the immaturity of the processes. It is extremely important then for both the technologists and the application engineers to have feedbacks on the impact on the circuit of such defectivity. The current scenario, though, evidences a complete lack of algorithms and tools for analyzing these kinds of circuits fault tolerance as well as for designing defect-tolerant circuits. This paper presents an unprecedented CAD ensemble. I) FaTToR, an algorithm for optimizing nanoarray-based circuits tolerance to defects. II) ToPoliNano based on a multithreading Monte Carlo switch-level simulation engine, a CAD for thoroughly analyzing the circuit defect tolerance against defect distributions derived by fabrication processes. Results are demonstrated in terms of output error rate and yield for nanoarray-based circuits of medium complexity. Several defect distributions are used as inputs for both FaTToR optimization and ToPoliNano validation. Our contributions represent a fundamental step forward both in terms of design automation methodology and in terms of specific feedbacks on the technology here studied. The approach is general and can be adopted to several other emerging technologies based on regular fabrics

[1]  Mariagrazia Graziano,et al.  A Hardware Viewpoint on Biosequence Analysis: What’s Next? , 2013, JETC.

[2]  Fabien Clermidy,et al.  Evaluation of a crossbar multiplexer in a lithography-based nanowire technology , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[3]  André DeHon,et al.  Array-based architecture for FET-based, nanoscale electronics , 2003 .

[4]  P. Narayanan,et al.  FastTrack: Toward Nanoscale Fault Masking With High Performance , 2012, IEEE Transactions on Nanotechnology.

[5]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[6]  Gianluca Piccinini,et al.  An electromigration and thermal model of power wires for a priori high-level reliability prediction , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Joshua E. Goldberger,et al.  SEMICONDUCTOR NANOWIRES AND NANOTUBES , 2004 .

[8]  Csaba Andras Moritz,et al.  Parameter variation sensing and estimation in nanoscale fabrics , 2014, J. Parallel Distributed Comput..

[9]  Loïc Lagadec,et al.  Towards a framework for designing applications onto hybrid nano/CMOS fabrics , 2009, Microelectron. J..

[10]  Dmitri B. Strukov,et al.  Hybrid CMOS/memristor circuits , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Csaba Andras Moritz,et al.  Manufacturing pathway and experimental demonstration for nanoscale fine-grained 3-D integrated circuit fabric , 2015, 2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO).

[12]  Hassan Ghasemzadeh,et al.  Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study , 2013, 2013 14th Latin American Test Workshop - LATW.

[13]  Csaba Andras Moritz,et al.  Integrated nanosystems with junctionless crossed nanowire transistors , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[14]  Mariagrazia Graziano,et al.  Computationally Efficient Multiple-Independent-Gate Device Model , 2016, IEEE Transactions on Nanotechnology.

[15]  André Ivanov,et al.  On the Error Effects of Random Clock Shifts in Quantum-dot Cellular Automata Circuits , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[16]  Deyuan Xiao,et al.  Device Simulation on Gate-All-Around Cylindrical Transistor , 2010, 2010 International Conference on System Science, Engineering Design and Manufacturing Informatization.

[17]  Loïc Lagadec,et al.  Regular 2D NASIC-based architecture and design space exploration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[18]  Fabrizio Riente,et al.  ToPoliNano: A CAD Tool for Nano Magnetic Logic , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Fabrizio Riente,et al.  Efficient and reliable fault analysis methodology for nanomagnetic circuits , 2017, Int. J. Circuit Theory Appl..

[20]  Csaba Andras Moritz,et al.  Impact of process variation on NASIC nanoprocessors with 2-way redundancy , 2009, 2009 9th IEEE Conference on Nanotechnology (IEEE-NANO).

[21]  Fabrizio Riente,et al.  Fault tolerant nanoarray circuits: Automatic design and verification , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[22]  Luca Benini,et al.  Improving the Fault Tolerance of Nanometric PLA Designs , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[23]  M. Zamboni,et al.  Silicon nanoarray circuits design, modeling, simulation and fabrication , 2012, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO).

[24]  Ramesh Karri,et al.  Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).

[25]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[26]  Fabrizio Riente,et al.  ToPoliNano: NanoMagnet Logic Circuits Design and Simulation , 2014, Field-Coupled Nanocomputing.

[27]  Gianluca Piccinini,et al.  Bis-Ferrocene Molecular QCA Wire: Ab Initio Simulations of Fabrication Driven Fault Tolerance , 2013, IEEE Transactions on Nanotechnology.

[28]  Mariagrazia Graziano,et al.  Enabling design and simulation of massive parallel nanoarchitectures , 2014, J. Parallel Distributed Comput..