Toward polychronous analysis and validation for timed software architectures in AADL

High-level architecture modeling languages, such as Architecture Analysis & Design Language (AADL), are gradually adopted in the design of embedded systems so that design choice verification, architecture exploration, and system property checking are carried out as early as possible. This paper presents our recent contributions to cope with clock-based timing analysis and validation of software architectures specified in AADL. In order to avoid semantics ambiguities of AADL, we mainly consider the AADL features related to real-time and logical time properties. We endue them with a semantics in the polychronous model of computation; this semantics is quickly reviewed. The semantics enables timing analysis, formal verification and simulation. In addition, thread-level scheduling, based on affine clock relations is also briefly presented here. A tutorial avionic case study, provided by C-S, has been adopted to illustrate our overall contribution.

[1]  Joseph Sifakis,et al.  Translating AADL into BIP - Application to the Verification of Real-Time Systems , 2009, MoDELS.

[2]  Jörgen Hansson,et al.  Flow Latency Analysis with the Architecture Analysis and Design Language (AADL) , 2007 .

[3]  Paul Le Guernic,et al.  Compilation of Polychronous Data Flow Equations , 2010, Synthesis of Embedded Software.

[4]  Laurent Nana,et al.  Scheduling and memory requirements analysis with AADL , 2005, SIGAda.

[5]  Joost-Pieter Katoen,et al.  Safety, Dependability and Performance Analysis of Extended AADL Models , 2011, Comput. J..

[6]  Yves Sorel.  SynDEx : System-Level CAD Software for Optimizing Distributed Real-Time Embedded Systems , 2004 .

[7]  Thierry Gautier,et al.  System synthesis from AADL using Polychrony , 2011, 2011 Electronic System Level Synthesis Conference (ESLsyn).

[8]  Stephen A. Edwards,et al.  The synchronous languages 12 years later , 2003, Proc. IEEE.

[9]  Jean-Christophe Le Lann,et al.  POLYCHRONY for System Design , 2003, J. Circuits Syst. Comput..

[10]  Mamoun Filali,et al.  Fiacre: an Intermediate Language for Model Verification in the Topcased Environment , 2008 .

[11]  Laurent Pautet,et al.  From the prototype to the final embedded system using the Ocarina AADL tool suite , 2008, TECS.

[12]  Rolf Ernst,et al.  Challenges and new trends in probabilistic timing analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Takeo Kanade,et al.  Models in Software Engineering , 2011, Lecture Notes in Computer Science.

[14]  Paul Le Guernic,et al.  Validation of Mixed SIGNAL-ALPHA Real-Time Systems through Affine Calculus on Clock Synchronisation Constraints , 1999, World Congress on Formal Methods.

[15]  Peter Csaba Ölveczky,et al.  Formal Semantics and Analysis of Behavioral AADL Models in Real-Time Maude , 2010, FMOODS/FORTE.

[16]  Nicolas Halbwachs,et al.  Synchronous Modeling and Validation of Priority Inheritance Schedulers , 2009, FASE.

[17]  A. A. Kountouris,et al.  Profiling of SIGNAL programs and its application in the timing evaluation of design implementations , 1996 .

[18]  Julien DeAntoni,et al.  A Timing Model for Specifying Multi Clock Automotive Systems: The Timing Augmented Description Language V2 , 2012, 2012 IEEE 17th International Conference on Engineering of Complex Computer Systems.

[19]  Paul Le Guernic,et al.  System-level co-simulation of integrated avionics using polychrony , 2011, SAC '11.

[20]  Sandeep K. Shukla,et al.  Polychrony for formal refinement-checking in a system-level design methodology , 2003, Third International Conference on Application of Concurrency to System Design, 2003. Proceedings..

[21]  Jochen Ludewig,et al.  Models in software engineering – an introduction , 2003, Software and Systems Modeling.

[22]  Stephen A. Edwards,et al.  The Synchronous Languages Twelve Years Later , 1997 .