DPL-based novel CMOS 1-Trit Ternary Full-Adder

This paper presents a new high-speed, low-power, area-efficient 1-trit Ternary-Full-Adder (TFA) as a building block for wave-pipelined ternary-digital system design. Balanced input capacitance with...

[1]  Keivan Navi,et al.  Novel CNFET ternary circuit techniques for high-performance and energy-efficient design , 2019, IET Circuits Devices Syst..

[2]  Dipankar Pal,et al.  DPL-based novel Binary-to-ternary converter on CMOS technology , 2018 .

[3]  Chetan Vudadha,et al.  Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Keivan Navi,et al.  Method for designing ternary adder cells based on CNFETs , 2017, IET Circuits Devices Syst..

[5]  Anu Gupta,et al.  Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology , 2015 .

[6]  Anu Gupta,et al.  Design of CNTFET-based 2-bit ternary ALU for nanoelectronics , 2014 .

[7]  Dipankar Pal,et al.  Novel CMOS multi-bit counter for speed-power optimization in multiplier design , 2018 .

[8]  Abdalhossein Rezai,et al.  High-performance full adder architecture in quantum-dot cellular automata , 2017 .

[9]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[10]  K. Navi,et al.  Two novel inverter-based ternary full adder cells using CNFETs for energy-efficient applications , 2020, International Journal of Electronics.

[11]  Dipankar Pal,et al.  Benchmarking of DPL-based 8b × 8b novel wave-pipelined multiplier , 2017 .

[12]  W. Liu,et al.  Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Somayeh Timarchi,et al.  Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Seokhyeong Kang,et al.  Ternary Full Adder Using Multi-Threshold Voltage Graphene Barristors , 2018, IEEE Electron Device Letters.

[15]  Martin Margala,et al.  Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Ramin Rajaei,et al.  Ultra-Low Power, Highly Reliable, and Nonvolatile Hybrid MTJ/CMOS Based Full-Adder for Future VLSI Design , 2017, IEEE Transactions on Device and Materials Reliability.

[18]  Keivan Navi,et al.  High Performance CNFET-based Ternary Full Adders , 2017, ArXiv.

[19]  Mahesh Chandra,et al.  Low-power 6-GHz wave-pipelined 8b x 8b multiplier , 2013, IET Circuits Devices Syst..

[20]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[21]  Mohammad Eshghi,et al.  Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Ian O'Connor,et al.  ULPFA: A New Efficient Design of a Power-Aware Full Adder , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Keivan Navi,et al.  New Current-Mode Ternary Full Adder Circuits Based on Carbon Nanotube Field Effect Transistor Technology , 2016 .

[24]  Fazel Sharifi,et al.  High performance, variation-tolerant CNFET ternary full adder a process, voltage, and temperature variation-resilient design , 2019, Comput. Electr. Eng..

[25]  Vinay Kumar,et al.  Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  Fereshteh Jafarzadehpour,et al.  Low-power consumption ternary full adder based on CNTFET , 2016, IET Circuits Devices Syst..

[27]  Anu Gupta,et al.  A Novel Design of Ternary Full Adder Using CNTFETs , 2014, Arabian Journal for Science and Engineering.

[28]  K. Sridharan,et al.  A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.