A Flexible Continuous-Time $\Delta \Sigma $ ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures

A flexible continuous-time <inline-formula> <tex-math notation="LaTeX">$\Delta \Sigma $ </tex-math></inline-formula> modulator that supports both low-pass and complex bandpass (CBP) architectures with the programmable bandwidths of 5 and 10 MHz is presented. By utilizing flexibility into both architectural level and core building blocks, scalable power consumption is obtained for each mode with desired performance. An amplifier topology with active feedforward, antipole splitting, and current reuse techniques is proposed for effective power reduction. A prototyped <inline-formula> <tex-math notation="LaTeX">$\Delta \Sigma $ </tex-math></inline-formula> modulator in a 65-nm CMOS achieves a 65.1-/62.2-dB peak signal-to-noise-plus-distortion ratio (SNDR) with a 5-/10-MHz bandwidth in the LP architecture and a 62.9-/64.1-dB SNDR over a 5-/10-MHz signal band with a tunable center frequency of 4–6 MHz in the CBP architecture, respectively. The figure of merit is 0.21/0.23/0.36/0.24 pJ/conversion step for each mode with a power consumption of 3.1/4.8/4.2/6.3 mW by a 1.2 V supply voltage. The dynamic range is 73/65.8/74.3/74.2 dB. The active area is 0.39 mm<sup>2</sup>.

[1]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  George Jie Yuan,et al.  A 10-MHz bandwidth 70-dB SNDR 640MS/s continuous-time ΣΔ ADC using Gm-C filter with nonlinear feedback DAC calibration , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[3]  Jonathan Borremans,et al.  A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers , 2011, IEEE Journal of Solid-State Circuits.

[4]  Jonathan Borremans,et al.  A 5 mm$^{2}$ 40 nm LP CMOS Transceiver for a Software-Defined Radio Platform , 2010, IEEE Journal of Solid-State Circuits.

[5]  A. Vasilopoulos,et al.  A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDR , 2006, IEEE Journal of Solid-State Circuits.

[6]  Baoyong Chi,et al.  Gate-leakage compensation scheme for programmable SI-DAC of ΣΔ modulator in deep sub-micron , 2013 .

[7]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[8]  Peter R. Kinget,et al.  A 0.6-V Zero-IF/Low-IF Receiver With Integrated Fractional-N Synthesizer for 2.4-GHz ISM-Band Applications , 2010, IEEE Journal of Solid-State Circuits.

[9]  Zhihua Wang,et al.  Dual-mode 10MHz BW 4.8/6.3mW reconfigurable lowpass/complex bandpass CT ΣΔ modulator with 65.8/74.2dB DR for a zero/low-IF SDR receiver , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[10]  T. S. Fiez,et al.  An 80-dB DR, 7.2-MHz Bandwidth Single Opamp Biquad Based CT $\Delta \Sigma$ Modulator Dissipating 13.7-mW , 2013, IEEE Journal of Solid-State Circuits.

[11]  Richard Schreier,et al.  A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .

[12]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[13]  Asad A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 μm CMOS , 2001 .

[14]  Baoyong Chi,et al.  A dual-channel GPS/Compass/Galileo/GLONASS reconfigurable GNSS receiver in 65nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  Zhihua Wang,et al.  A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT $\Delta \Sigma $ ADC With AntiPole-Splitting Opamp and Digital $I$ / , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Edgar Sánchez-Sinencio,et al.  A Continuous Time Multi-Bit $\Delta \Sigma$ ADC Using Time Domain Quantizer and Feedback Element , 2011, IEEE Journal of Solid-State Circuits.

[17]  Zhihua Wang,et al.  A 0.1–5GHz flexible SDR receiver in 65nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[18]  B. Bakkaloglu,et al.  Adaptive Blocker Rejection Continuous-Time $\Sigma \Delta $ ADC for Mobile WiMAX Applications , 2009, IEEE Journal of Solid-State Circuits.

[19]  Andrea Baschirotto,et al.  Flexible Baseband Analog Circuits for Software-Defined Radio Front-Ends , 2007, IEEE Journal of Solid-State Circuits.

[20]  Peng Gao,et al.  A 2.8-to-8.5mW GSM/bluetooth/UMTS/DVB-H/WLAN fully reconfigurable CTΔΣ with 200kHz to 20MHz BW for 4G radios in 90nm digital CMOS , 2010, 2010 Symposium on VLSI Circuits.

[21]  J. Arias,et al.  A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[22]  Sebastian Hoyos,et al.  A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth , 2010, IEEE Journal of Solid-State Circuits.

[23]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[24]  F. Henkel,et al.  A 1 MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[25]  Pietro Andreani,et al.  A 7.5mW 9MHz CT ΔΣ modulator in 65nm CMOS with 69 dB SNDR and reduced sensitivity to loop delay variations , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[26]  Sebastian Hoyos,et al.  Sensitivity Analysis of Continuous-Time $\Delta \Sigma$ ADCs to Out-of-Band Blockers in Future SAW-Less Multi-Standard Wireless Receivers , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Baoyong Chi,et al.  A 5/20MHz-BW 4.2/8.1mW CT QBP ΣΔ modulator with digital I/Q calibration for GNSS receivers , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[28]  R. Schreier,et al.  A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With 8.5-MHz BW and 90-dB DR at 44 MHz , 2006, IEEE Journal of Solid-State Circuits.

[29]  Michael P. Flynn,et al.  A 12 mW Low Power Continuous-Time Bandpass ΔΣ Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF , 2014, IEEE Journal of Solid-State Circuits.

[30]  Yung-Yu Lin,et al.  A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver , 2011, IEEE Journal of Solid-State Circuits.

[31]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.