论文信息 - Implementation of piecewise-linear DC analysis in APLAC

Implementation of piecewise-linear DC analysis in APLAC

Recently, we have developed many extensions to the piecewise-linear (PWL) DC analysis method. In this paper, working solutions are proposed for filling the gap between the academically oriented method and real-world DC-simulation problems. Thanks to the solutions proposed, our PWL DC analysis method is, finally, general and efficient enough to be implemented in a general-purpose circuit simulator. This paper describes the APLAC implementation of our PWL DC analysis method. The method is combined with the conventional DC analysis method of APLAC in a robust and user-friendly manner. The operation of the APLAC implementation is demonstrated with simulation examples.

Janne Roos | Martti Valtonen | Jarmo Virtanen

[1] Janne Roos,et al. An efficient piecewise-linear DC analysis method for general non-linear circuits , 1999 .

[2] D.M.W. Leenaerts,et al. A comparison of piecewise-linear model descriptions , 1992 .

[3] T. Ohtsuki,et al. Existence Theorems and a Solution Algorithm for Piecewise-Linear Resistor Networks , 1977 .

[4] J. Roos,et al. An Adaptive Modeling Method for Speeding up Piecewise-Linear DC Analysis , 1998 .

[5] J. Katzenelson. An algorithm for solving nonlinear resistor networks , 1965 .

[6] Janne Roos,et al. General-purpose piecewise-linear DC analysis , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.