Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview