Analysis and design of an adaptive proactive reconfiguration approach for memristive crossbar memories

Memristive devices are being considered as a promising alternative to implement future memory cells. However, manufacturing process at nano-scale sizes makes them susceptible to several kinds of reliability concerns, and consequently it becomes necessary to design innovative architectures to overcome these drawbacks. This paper presents the design basis of a proactive reconfiguration approach in memristive crossbars, in order to extend the system lifetime by utilizing available resources in an intense way and without need of failure recovery. Then, an architectural implementation of a this crossbar with adaptive proactive realization, i.e. a proactive strategy by adjustable shifting, is introduced, what can improve the reliability and extend their lifetime up to 65% in comparison with non-adaptive reconfiguration strategy.

[1]  Ajay Joshi,et al.  Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[3]  E. Vianello,et al.  28nm advanced CMOS resistive RAM solution as embedded non-volatile memory , 2014, 2014 IEEE International Reliability Physics Symposium.

[4]  L. Chua Memristor-The missing circuit element , 1971 .

[5]  G. Bersuker,et al.  AC Variability and Endurance Measurement Technique for Resistive Switching Memories , 2014, IEEE Transactions on Device and Materials Reliability.

[6]  Antonio Rubio,et al.  Process variability-aware proactive reconfiguration technique for mitigating aging effects in nano scale SRAM lifetime , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[7]  Antonio Rubio,et al.  Statistical lifetime analysis of memristive crossbar matrix , 2015, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[8]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[9]  D. Ielmini,et al.  Modeling the Universal Set/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth , 2011, IEEE Transactions on Electron Devices.

[10]  Frederick T. Chen,et al.  RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme , 2015, IEEE Transactions on Computers.

[11]  Antonio Rubio,et al.  Reliability challenges in design of memristive memories , 2014, 2014 5th European Workshop on CMOS Variability (VARI).

[12]  N. Singh,et al.  Physical mechanisms of endurance degradation in TMO-RRAM , 2011, 2011 International Electron Devices Meeting.

[13]  Said Hamdioui,et al.  Testing Open Defects in Memristor-Based Memories , 2015, IEEE Transactions on Computers.

[14]  C.M. Jeffery,et al.  Hierarchical fault tolerance for nanoscale memories , 2006, IEEE Transactions on Nanotechnology.

[15]  Sachhidh Kannan,et al.  Sneak-Path Testing of Crossbar-Based Nonvolatile Random Access Memories , 2013, IEEE Transactions on Nanotechnology.