Three-dimensional flip-chip on flex packaging for power electronics applications

We have extended the concept of flip-chip technology, which is widely used in IC packaging, to the packaging of three-dimensional (3-D) integrated power electronics modules (IPEMs). We call this new approach flip-chip on flex IPEM (FCOF-IPEM), because the power devices are flip-chip bonded to a flexible substrate with control circuits. We have developed a novel triple-stacked solder bump metallurgy for improved and reliable device interconnections. In this multilayer structure, we have carefully selected packaging materials that distribute the thermo-mechanical stresses caused by mismatching coefficients of thermal expansion (CTEs) among silicon chips and substrates. We have demonstrated the feasibility of this packaging approach by constructing modules with two insulated gate bipolar transistors (IGBTs), two diodes, and a simple gate driver circuit. Fabricated FCOF-IPEMs have been successfully tested at power levels up to 10 kW. This paper presents the materials and reliability issues in the package design along with electrical, mechanical, and thermal test results for a packaged IPEM.

[1]  H. Solomon.  Fatigue of 60/40 Solder , 1986 .

[2]  J.D. van Wyk,et al.  Exploiting the third dimension in power electronics packaging , 1997, Proceedings of APEC 97 - Applied Power Electronics Conference.

[3]  Shinji Baba,et al.  Molded chip scale package for high pin count , 1996 .

[4]  Wuchen Wu,et al.  Reliability testing and analysis of IGBT power semiconductor modules , 1995 .

[5]  S. Manson,et al.  Thermal Stress and Low-Cycle Fatigue , 2020, Encyclopedia of Continuum Mechanics.

[6]  Hideo Matsuda,et al.  Pressure contact assembly technology of high power devices , 1997, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's.

[7]  King-Ning Tu,et al.  Effect of current crowding on vacancy diffusion and void formation in electromigration , 2000 .

[8]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[9]  John S. Corbin,et al.  Finite element analysis for Solder Ball Connect (SBC) structural design optimization , 1993, IBM J. Res. Dev..

[10]  H. de lambilly,et al.  Failure analysis of power modules: a look at the packaging and reliability of large IGBTs , 1992 .

[11]  C. Neugebauer,et al.  Comparison of Wafer Scale Integration with VLSI Packaging Approaches , 1987 .

[12]  T. H. Ho,et al.  Linear finite element stress simulation of solder joints on 225 I/O plastic BGA package under thermal cycling , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[13]  J. Lau.  Ball Grid Array Technology , 1994 .

[14]  S. Sasaki,et al.  VLSI Chip Interconnection Technology Using Stacked Solder Bumps , 1987 .

[15]  Keith C. Norris,et al.  Reliability of controlled collapse interconnections , 1969 .

[16]  Bongtae Han,et al.  Thermal Deformation Analysis of Various Electronic Packaging Products by Moiré and Microscopic Moiré Interferometry , 1995 .

[17]  J.D. Van Wyk,et al.  Power electronics technology at the dawn of the new millenium-status and future , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[18]  G. Hill,et al.  Flip-chip encapsulation on ceramic substrates , 1993, Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).

[19]  R. Fillion,et al.  High frequency, low cost, power packaging using thin film power overlay technology , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[20]  S. Januszews,et al.  Some observation dealing with the failures of IGBT transistors in high power converters , 1998 .

[21]  Lewis S. Goldmann,et al.  Geometric optimization of controlled collapse interconnections , 1969 .