The Refresh Efficiency on Difference Processor Cache Architecture

Cache is important for the performance of processor. With the multi-core developed, cache architecture for the performance of multi-core processor has begun to emerge. Through the result of running a test program for parallel computing obtains the phenomenon, this article analyses the reason of it occurred. It summarizes that the L2 cache architecture has an impact the performance of multi-core processor. The result proves the shared L2 cache architecture, which has effect on the performance of multi-core processor, when all of cores are full load.

[1]  G. Edward Suh,et al.  Dynamic Partitioning of Shared Cache Memory , 2004, The Journal of Supercomputing.

[2]  Randy H. Katz,et al.  The effect of sharing on the cache and bus performance of parallel programs , 1989, ASPLOS III.

[3]  Michael J. Quinn,et al.  Parallel programming in C with MPI and OpenMP , 2003 .

[4]  James R. Goodman.  Using cache memory to reduce processor-memory traffic , 1998, ISCA '98.

[5]  Michael J. Flynn,et al.  Computer Architecture: Pipelined and Parallel Processor Design , 1995 .

[6]  S. Kim,et al.  Fair cache sharing and partitioning in a chip multiprocessor architecture , 2004, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004..

[7]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre , 1990, ISCA 1990.

[8]  David A. Wood,et al.  Managing Wire Delay in Large Chip-Multiprocessor Caches , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).

[9]  Randy H. Katz,et al.  Verifying a multiprocessor cache controller using random test generation , 1990, IEEE Design & Test of Computers.

[10]  Mark Horowitz,et al.  Performance tradeoffs in cache design , 1988, ISCA '88.

[11]  Zeshan Chishti,et al.  Optimizing replication, communication, and capacity allocation in CMPs , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[12]  Jichuan Chang,et al.  Cooperative Caching for Chip Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[13]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[14]  Balaram Sinharoy,et al.  IBM Power5 chip: a dual-core multithreaded processor , 2004, IEEE Micro.