Tradeoffs and design of an ultra low power UHF transceiver integrated in a standard digital CMOS process

A broad range of high-volume consumer applications require low-power, battery operated, wireless microsystems and sensors. These systems should reconcile a sufficient battery lifetime with reduced dimensions, low cost and versatility. The design of such systems highlights many tradeoffs between performances, lifetime, cost and power consumption. Also, special circuit and design techniques are needed to comply with the reduced supply voltage (down to 1 V). These considerations are illustrated by design examples taken from a transceiver chip realized in a standard 0.5 /spl mu/m digital CMOS process. The chip is dedicated to a distributed sensors network and is based on a direct-conversion architecture. The circuit prototype operates in the 434 MHz ISM band and consumes only 1 mW in receive mode. It achieves a -95 dBm sensitivity for a data rate of 24 kbit/s. The transmitter section is designed for 0 dBm output power under the minimum 1 V supply, with a global efficiency higher than 15%.

[1]  T. Melly,et al.  A 1 V, 1 mW, 434 MHz FSK receiver fully integrated in a standard digital CMOS process , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[2]  Eric A. Vittoz.  The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[3]  Eric A. Vittoz,et al.  Micropower Techniques , 1994 .

[4]  Yannis Tsividis,et al.  Design of Mos Vlsi Circuits for Telecommunications , 1985 .

[5]  Asad A. Abidi,et al.  An ultralow power single-chip CMOS 900 MHz receiver for wireless paging , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[6]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[7]  T. Melly,et al.  Design of high-Q varactors for low-power wireless applications using a standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[8]  A.-S. Porret,et al.  A 1 V 5/sup th/-order Bessel filter dedicated to digital standard processes , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[9]  C.C. Enz,et al.  A low-power low-voltage transceiver architecture suitable for wireless distributed sensors network , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[10]  R. Bansal,et al.  Antenna theory , 1983, IEEE Antennas and Propagation Society Newsletter.

[11]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[12]  T. Melly,et al.  A 1.2 V, 433 MHz, 10 dBm, 38% global efficiency FSK transmitter integrated in a standard digital CMOS process , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[13]  D.B.M. Klaassen,et al.  Accurate thermal noise model for deep-submicron CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[14]  T. Melly,et al.  A 1.3V low-power 430 MHz front-end using a standard digital CMOS process , 1998 .

[15]  Behzad Razavi.  Architectures and circuits for RF CMOS receivers , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[16]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .