A 100kHz–10MHz BW, 78-to-52dB DR, 4.6-to-11mW flexible SC ΣΔ modulator in 1.2-V 90-nm CMOS

This paper presents an adaptive 1.2-V 90-nm CMOS cascade two-stage (2–2) SC ΣΔ modulator with 3-level quantization and unity signal transfer function in both stages. The chip reconfigures its loop filter order (either 2nd or 4th-order), clock frequency (from 40 to 240 MHz) and scales power according to the required specifications for different wireless standards, covering: GSM, Bluetooth, GPS, UMTS, DVB-H and WiMAX. Measurements feature a dynamic range of 78/70/71.5/66/62/52dB and a peak signal-to-(noise+distortion) ratio of 72.3/68.0/65.4/63.3 /59.1/48.7dB within 100kHz/500kHz/1MHz/2MHz/4MHz/10MHz, while consuming 4.6/5.35/6.2/8/8/11mW, respectively. These results show a competitive performance with the state-of-the-art multi-standard ΣΔ modulators, covering one of the widest regions in the DR-vs.-Bandwidth plane†1.

[1]  Michiel Steyaert,et al.  A 500kHz-10MHz multimode power-performance scalable 83-to-67dB DR CTΔΣ in 90 nm digital CMOS with flexible analog core circuitry , 2009, 2009 Symposium on VLSI Circuits.

[2]  Miyamoto Masayuki,et al.  A 80/100 MS/s 76.3/70.1-dB SNDR ΔΣ ADC for digital TV receivers , 2006 .

[3]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[4]  R. del Rio,et al.  An Adaptive ΣΔ modulator for multi-standard hand-held wireless devices , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[5]  Robert H. M. van Veldhoven,et al.  A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Yves Rolain,et al.  A multirate 3.4-to-6.8mW 85-to-66dB DR GSM/bluetooth/UMTS cascade DT ΔΣM in 90nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Ángel Rodríguez-Vázquez,et al.  High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Bas M. Putter.  A 5,sup>th-order CT/DT Multi-Mode ΔΣ Modulator , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.