Metal Proportion Optimization of Annular Through-Silicon via Considering Temperature and Keep-Out Zone

For annular through-silicon via (TSV)-based 3-D integrated circuits (3-D ICs), a greater TSV metal proportion of annular TSV leads to lower temperature but induces larger keep-out zone (KOZ). In this paper, the figure of merit (FOM) tradeoff model between temperature and KOZ is proposed to obtain the optimal metal proportion of annular TSV. First, the analytical models of the temperature of annular TSV-based 3-D IC and the KOZ induced by annular TSV are given, respectively, and both of them are verified by ANSYS software. Second, based on the analytical models, the FOM model is proposed. Then, the effects of total radius, material, and insertion density of annular TSV on FOM and optimal metal proportion are analyzed in detail. It is concluded that, the optimal metal proportion of annular TSV is approximately 0.3 with large ranges of the total radius and density of annular TSV, and various materials filled in annular TSV.

[1]  Suk-kyu Ryu,et al.  Effect of Thermal Stresses on Carrier Mobility and Keep-Out Zone Around Through-Silicon Vias for 3-D Integration , 2012, IEEE Transactions on Device and Materials Reliability.

[2]  Fengjuan Wang,et al.  An Effective Approach of Reducing the Keep-Out-Zone Induced by Coaxial Through-Silicon-Via , 2014, IEEE Transactions on Electron Devices.

[3]  Ankur Srivastava,et al.  Co-design of micro-fluidic heat sink and thermal through-silicon-vias for cooling of three-dimensional integrated circuit , 2013, IET Circuits Devices Syst..

[4]  Madhavan Swaminathan,et al.  Electrical–Thermal Cosimulation With Nonconformal Domain Decomposition Method for Multiscale 3-D Integrated Systems , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[6]  S. Shih,et al.  Investigation on Cu TSV-Induced KOZ in Silicon Chips: Simulations and Experiments , 2013, IEEE Transactions on Electron Devices.

[7]  Zheng Xu,et al.  High-Speed Design and Broadband Modeling of Through-Strata-Vias (TSVs) in 3D Integration , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[8]  The reduction of keep-out zone (∼10×) by the optimized novel trench structures near the through silicon vias for the application in 3-dimensional integrated circuits , 2013 .

[9]  Tengfei Jiang,et al.  Thermomechanical Failure Analysis of Through-Silicon Via Interface Using a Shear-Lag Model With Cohesive Zone , 2014, IEEE Transactions on Device and Materials Reliability.

[10]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[11]  C. Okoro,et al.  Nondestructive Measurement of the Residual Stresses in Copper Through-Silicon Vias Using Synchrotron-Based Microbeam X-Ray Diffraction , 2014, IEEE Transactions on Electron Devices.

[12]  Guo-Qiang Lo,et al.  Through-Si-via (TSV) Keep-Out-Zone (KOZ) in SOI Photonics Interposer: A Study of the Impact of TSV-Induced Stress on Si Ring Resonators , 2013, IEEE Photonics Journal.

[13]  A. Jain,et al.  Analytical and Numerical Modeling of the Thermal Performance of Three-Dimensional Integrated Circuits , 2010, IEEE Transactions on Components and Packaging Technologies.

[14]  R. V. Goldstein,et al.  A Compact Analytic Model of the Strain Field Induced by Through Silicon Vias , 2012, IEEE Transactions on Electron Devices.

[15]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[16]  Yih-Peng Chiou,et al.  3-D Transient Analysis of TSV-Induced Substrate Noise: Improved Noise Reduction in 3-D-ICs With Incorporation of Guarding Structures , 2014, IEEE Electron Device Letters.

[17]  Junho Lee,et al.  High-Frequency Scalable Modeling and Analysis of a Differential Signal Through-Silicon Via , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[18]  Fengjuan Wang,et al.  Capacitance characterization of tapered through-silicon-via considering MOS effect , 2014, Microelectron. J..

[19]  C. Okoro,et al.  A Detailed Failure Analysis Examination of the Effect of Thermal Cycling on Cu TSV Reliability , 2014, IEEE Transactions on Electron Devices.

[20]  H. Reichl,et al.  Analytical, Numerical-, and Measurement–Based Methods for Extracting the Electrical Parameters of Through Silicon Vias (TSVs) , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[21]  Krishnendu Chakrabarty,et al.  Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.