FFT coefficient memory reduction technique for OFDM applications

There is a strong need to implement long FFT's in applications like orthogonal frequency division multiplexing (OFDM), radars and sonars etc. It is highly desirable to reduce the size and power requirements of the FFT so as to realize single chip long FFT based systems targeting portable applications. This paper presents a novel technique to reduce the coefficient memory almost by a factor of four by exploiting the relationships among the coefficient values thereby significantly reducing the area and power requirements of the hardware.

[1]  D. Cohen Simplified control of FFT hardware , 1976 .

[2]  Lars Wanhammar,et al.  A hardware efficient control of memory addressing for high-performance FFT processors , 2000, IEEE Trans. Signal Process..

[3]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[4]  D. H. Horrocks,et al.  Low power design for DSP: methodologies and techniques , 1996 .

[5]  Keshab K. Parhi,et al.  Efficient FFT implementation using digit-serial arithmetic , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[6]  Yutai Ma,et al.  An effective memory addressing scheme for FFT processors , 1999, IEEE Trans. Signal Process..