Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints
暂无分享,去创建一个
[1] Ulf Schlichtmann,et al. Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[2] Chung-Kuan Cheng,et al. Block placement with symmetry constraints based on the O-tree non-slicing representation , 2000, DAC.
[3] Yao-Wen Chang,et al. TCG-S: orthogonal coupling of P/sup */-admissible representations for general floorplans , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Alberto L. Sangiovanni-Vincentelli,et al. Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Yao-Wen Chang,et al. Placement with symmetry constraints for analog layout design using TCG-S , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[6] Georges Gielen,et al. A performance-driven placement tool for analog integrated circuits , 1995 .
[7] Yao-Wen Chang,et al. TCG-S: orthogonal coupling of P*-admissible representations for general floorplans , 2004, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[8] Evangeline F. Y. Young,et al. Analog Placement with Symmetry and Other Placement Constraints , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[9] Rob A. Rutenbar,et al. KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .
[10] Florin Balasa,et al. On the exploration of the solution space in analog placement with symmetry constraints , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Chikaaki Kodama,et al. Improved method of cell placement with symmetry constraints for analog IC layout design , 2006, ISPD '06.
[12] Evangeline F. Y. Young,et al. Analog placement with common centroid constraints , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[13] Takeshi Yoshimura,et al. An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.
[14] H. Murata,et al. Rectangle-packing-based module placement , 1995, ICCAD 1995.
[15] Chikaaki Kodama,et al. Linear Programming-Based Cell Placement With Symmetry Constraints for Analog IC Layout , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Shyh-Chang Lin,et al. Analog Placement Based on Novel Symmetry-Island Formulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[17] Evangeline F. Y. Young,et al. Placement constraints in floorplan design , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[18] Yici Cai,et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[19] Yoji Kajitani,et al. Rectangle-packing-based module placement , 1995, ICCAD.
[20] John M. Cohn. Analog Device-Level Layout Automation , 1994 .
[21] Evangeline F. Y. Young,et al. Analog placement with common centroid and 1-D symmetry constraints , 2009, 2009 Asia and South Pacific Design Automation Conference.
[22] Yao-Wen Chang,et al. B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.
[23] Yao-Wen Chang,et al. Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[24] Florin Balasa,et al. Symmetry within the sequence-pair representation in the context ofplacement for analog design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..