Cell-aware analysis for small-delay effects and production test results from different fault models

This paper focuses on a new approach to significantly improve the overall defect coverage for CMOS-based designs with the final goal to eliminate any system-level test. This methodology describes the pattern generation flow for detecting cell-internal small-delay defects caused by cell-internal resistive bridges. Results have been evaluated on 1,900 library cells of a 32-nm technology. First production test results are presented from evaluating additional defect detections achieved with different fault models on a 45-nm design.

[1]  Bernd Becker,et al.  Automatic Test Pattern Generation for Interconnect Open Defects , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[2]  Gang Chen,et al.  Defect aware test patterns , 2005, Design, Automation and Test in Europe.

[3]  Janusz Rajski,et al.  Stuck-open and transition fault testing in CMOS complex gates , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  Irith Pomeranz,et al.  On n-detection test sets and variable n-detection test sets for transition faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[5]  Arnaud Virazel,et al.  Analysis of resistive-bridging defects in SRAM core-cells: A comparative study from 90nm down to 40nm technology nodes , 2010, 2010 15th IEEE European Test Symposium.

[6]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[7]  Bernd Becker,et al.  Resistive Bridging Fault Simulation of Industrial Circuits , 2008, 2008 Design, Automation and Test in Europe.

[8]  Friedrich Hapke,et al.  Defect-oriented cell-internal testing , 2010, 2010 IEEE International Test Conference.

[9]  Edward J. McCluskey,et al.  Gate exhaustive testing , 2005, IEEE International Conference on Test, 2005..

[10]  Narendra Devta-Prasanna,et al.  Comparing the effectiveness of deterministic bridge fault and multiple-detect stuck fault patterns for physical bridge defects: A simulation and silicon study , 2009, 2009 International Test Conference.

[11]  D. M. H. Walker,et al.  FedEx - a fast bridging fault extractor , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[12]  João Paulo Teixeira,et al.  Integrated approach for circuit and fault extraction of VLSI circuits , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[13]  Daniel Arumí,et al.  Defective behaviours of resistive opens in interconnect lines , 2005, European Test Symposium (ETS'05).

[14]  João Paulo Teixeira,et al.  Realistic fault extraction for high-quality design and test of VLSI systems , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[15]  Friedrich Hapke,et al.  Gate-Exhaustive and Cell-Aware pattern sets for industrial designs , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[16]  Camelia Hora,et al.  Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs , 2009, 2009 International Test Conference.

[17]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[18]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[19]  Friedrich Hapke,et al.  Embedded multi-detect ATPG and Its Effect on the Detection of Unmodeled Defects , 2007, 2007 IEEE International Test Conference.

[20]  Sudhakar M. Reddy,et al.  Faster defect localization in nanometer technology based on defective cell diagnosis , 2007, 2007 IEEE International Test Conference.