Increasing the instruction fetch rate via block-structured instruction set architectures