A fast verification method for timing related faults by forming special testbench group on critical paths in simulation
暂无分享,去创建一个
[1] E. Macii,et al. Energy-efficient encoding for HDCP protected digital LCD interfaces , 2005, International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005..
[2] David Blaauw,et al. Slope propagation in static timing analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Dieter Rautenbach,et al. Timing optimization by restructuring long combinatorial paths , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[4] Dieter Rautenbach,et al. Timing optimization by restructuring long combinatorial paths , 2007, ICCAD 2007.
[5] H. Howe. Pre- and postsynthesis simulation mismatches , 1997, Proceedings of Meeting on Verilog HDL (IVC/VIUF'97).
[6] Tim Güneysu,et al. Decrypting HDCP-protected Video Streams Using Reconfigurable Hardware , 2011, 2011 International Conference on Reconfigurable Computing and FPGAs.
[7] Vinod Narayanan,et al. Static timing analysis for self resetting circuits , 1996, ICCAD 1996.
[8] Sehat Sutardja,et al. 1.2 The future of IC design innovation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[9] T.Y. Zhou,et al. A practical SOC simulation verification solution: robust design and automatic modeling , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..
[10] Susie Go,et al. Comparative analysis of static and dynamic probabilistic risk assessment , 2015, 2015 Annual Reliability and Maintainability Symposium (RAMS).
[11] L. L. Chang. Static timing analysis of high-speed boards , 1997 .