ULSI DRAM/SIMOX with stacked capacitor cells for low-voltage operation
暂无分享,去创建一个
Hideto Hidaka | T. Iwamatsu | Takahiro Tsuruda | Toshiyuki Oashi | Takahisa Eimori | Shinichi Satoh | Y. Inoue | Y. Yamaguchi | T. Nishimura | M. Suma | Y. Inoue | H. Miyoshi | T. Iwamatsu | Y. Yamaguchi | S. Satoh | H. Hidaka | T. Oashi | T. Nishimura | M. Suma | H. Miyoshi | Hiroshi Kimura | H. Kimura | T. Tsuruda | T. Eimori
[1] D. Temmler,et al. Multilayer Vertical Stacked Capacitors (mvstc) for 64mbit and 256mbit Drams , 1991, Symposium on VLSI Technology.
[2] Floating-body effect free concave SOI-MOSFETs (COSMOS) , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[3] Tohru Ozaki,et al. A surrounding isolation-merged plate electrode (SIMPLE) cell with checkered layout for 256 Mbit DRAMs and beyond , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[4] Digh Hisamoto,et al. A new stacked cell structure for giga-bit DRAMs using vertical ultra-thin SOI (DELTA) MOSFETs , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[5] T. Nishihara,et al. A buried capacitor DRAM cell with bonded SOI for 256 M and 1 Gbit DRAMs , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[6] H. Gotou,et al. Soft error rate of 64K SOI-DRAM , 1987, 1987 International Electron Devices Meeting.