Mobility study on RIE etched silicon surfaces using SF/sub 6//O/sub 2/ gas etchants

A methodology for the measurement of the inversion layer mobility on trench gate structures, which allows independent measurement of the sidewall and bottom surface mobilities, is described. Using this method, the inversion layer mobility has been experimentally studied for trenches formed using the SF/sub 6//O/sub 2/ method on diffused base regions of power UMOSFETs. The effect of several post RIE surface treatments on the surface mobility is reported. The measured sidewall mobilities have been found to be comparable to those previously reported for other RIE etchants. These results are of interest for the design of devices using the trench gate (UMOS) technology. >

[1]  K. Izumi,et al.  Ultralow specific on resistance UMOSFET with trench contacts for source and body regions realised by selfaligned process , 1991 .

[2]  K. Shenai.  Electron mobilities in MOS channels formed along anisotropically dry etched [110] silicon trench sidewalls , 1991 .

[3]  N. Arora,et al.  A semi-empirical model of the MOSFET inversion layer mobility for low-temperature operation , 1987, IEEE Transactions on Electron Devices.

[4]  H.-R. Chang,et al.  500-V n-channel insulated-gate bipolar transistor with a trench gate structure , 1989 .

[5]  T. Ohmi,et al.  Dependence of electron channel mobility on Si-SiO/sub 2/ interface microroughness , 1991, IEEE Electron Device Letters.

[6]  D. Ferry.  Effects of surface roughness in inversion layer transport , 1984, 1984 International Electron Devices Meeting.

[7]  J.D. Plummer,et al.  Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces , 1980, IEEE Transactions on Electron Devices.

[8]  James D. Plummer,et al.  Characterization of surface mobility on the sidewalls of dry-etched trenches , 1988, Technical Digest., International Electron Devices Meeting.

[9]  S. Matsumoto.  Ultra-low specific on-resistance UMOSFET with trench contacts for source and body regions realized by self alligned process , 1991 .

[10]  D. Ueda,et al.  An ultra-low on-resistance power MOSFET fabricated by using a fully self-aligned process , 1987, IEEE Transactions on Electron Devices.

[11]  C. Gonzalez,et al.  A study of trenched capacitor structures , 1985, IEEE Electron Device Letters.

[12]  J. T. Clemens,et al.  Characterization of the electron mobility in the inverted <100> Si surface , 1979, 1979 International Electron Devices Meeting.

[13]  Bantval J. Baliga,et al.  The MOS depletion-mode thyristor: a new MOS-controlled bipolar power device , 1988 .

[14]  B. Jayant Baliga,et al.  Reactive Ion Etching of Silicon Trenches Using SF 6 / O 2 Gas Mixtures , 1991 .

[15]  Ping-Keung Ko,et al.  Inversion-layer capacitance and mobility of very thin gate-Oxide MOSFET's , 1986 .

[16]  Stephen J. Fonash,et al.  An Overview of Dry Etching Damage and Contamination Effects , 1990 .

[17]  High performance characteristics in trench dual-gate MOSFET (TDMOS) , 1991 .