BSIM-CMG: A Compact Model for Multi-Gate Transistors

The scaling of conventional planar CMOS is expected to become increasingly difficult due to increasing gate leakage and subthreshold leakage.[1-2] Multi-gate FETs such as FinFETs have emerged as the most promising candidates to extend the CMOS scaling into the sub-25nm regime.[3-4] The strong electrostatic control over the channel originating from the use of multiple gates reduces the coupling between source and drain in the subthreshold region and it enables the Multigate transistor to be scaled beyond bulk planar CMOS for a given dielectric thickness. Numerous efforts are underway to enable large scale manufacturing of multi-gate FETs. At the same time, circuit designers are beginning to design and evaluate multi-gate FET circuits.

[1]  Yuan Taur,et al.  An analytic potential model for symmetric and asymmetric DG MOSFETs , 2006 .

[2]  Yuan Taur,et al.  A 2-D analytical solution for SCEs in DG MOSFETs , 2004 .

[3]  Yuan Taur,et al.  Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs , 2001 .

[4]  Shao-Ming Yu,et al.  A unified quantum correction model for nanoscale single- and double-gate MOSFETs under inversion conditions , 2004 .

[5]  V. Trivedi,et al.  Quantum-mechanical effects on the threshold voltage of undoped double-gate MOSFETs , 2005, IEEE Electron Device Letters.

[6]  Ya-Chin King,et al.  Dc electrical oxide thickness model for quantization of the inversion layer in MOSFETs , 1998 .

[7]  R.W. Dutton,et al.  A charge-oriented model for MOS transistor capacitances , 1978, IEEE Journal of Solid-State Circuits.

[8]  K. F. Lee,et al.  Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .

[9]  Chenming Hu,et al.  Modeling Advanced FET Technology in a Compact Model , 2006, IEEE Transactions on Electron Devices.

[10]  G. Pei,et al.  FinFET design considerations based on 3-D simulation and analytical modeling , 2002 .

[11]  C. Hu,et al.  BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design , 2007, 2007 IEEE Symposium on VLSI Technology.

[12]  Christian Enz,et al.  A Design Oriented Charge-based Current Model for Symmetric DG MOSFET and its Correlation with the EKV Formalism , 2005 .

[13]  Bogdan Majkusiak,et al.  Semiconductor thickness effects in the double-gate SOI MOSFET , 1998 .

[14]  D. Frank,et al.  Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[15]  Y. Tosaka,et al.  Scaling theory for double-gate SOI MOSFET's , 1993 .

[16]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.