A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic

This paper presents a model-based study of an SET (single-electron-transistor) logic gate family for synthesizing binary and MV (multiple-valued) logic circuits. The use of SETs combined with MOS transistors allows a compact realization of basic logic functions that exhibit periodic transfer characteristics. These basic SET logic gates are useful for implementing binary logic circuits, MV logic circuits and binary-MV-mixed logic circuits in a highly flexible manner. As an example, this paper describes the design of various parallel counters for carry-propagation-free arithmetic, where MV signals are effectively used to achieve higher functionality with lower hardware complexity.

[1]  Hiroshi Inokawa,et al.  Experimental and simulation studies of single-electron-transistor-based multiple-valued logic , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[2]  Yasuo Takahashi,et al.  A multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors , 2003 .

[3]  Hiroshi Inokawa,et al.  Silicon single-electron devices , 2002 .

[4]  Michitaka Kameyama,et al.  Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic , 1999 .

[5]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[6]  Hiroshi Inokawa,et al.  A single-electron-transistor logic gate family and its application - Part II: design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions , 2004, Proceedings. 34th International Symposium on Multiple-Valued Logic.

[7]  Hiroshi Inokawa,et al.  Silicon single-electron devices , 1999 .

[8]  Jun Sakiyama,et al.  Counter Tree Diagrams: A Unified Framework for Analyzing Fast Addition Algorithms , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Hanyu Takahiro,et al.  Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic (Special Issue on Integrated Electronics and New System Paradigms) , 1999 .

[10]  Shoji Kawahito,et al.  High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits , 1994, IEEE Trans. Computers.