Reconfigurable FLUX networks

Using the existing reconfigurable network infrastructure of FPGAs, the reconfigurable FLUX interconnection networks was presented. That is, networks where the processing elements, forming a parallel system, have interconnects that are explicitly formed by request using reconfigurable fabric, rather than being fixed. Several experiments were performed to show the viability of our approach using the existing FPGA infrastructure (Virtex2Pro). The FLUX networks were compared against rigid/fixed networks using synthetic benchmarks. Experimental results show that reconfiguring the network to suit a given traffic pattern can be up to 2.6 and 5.5 times faster than a rigid mesh and binary tree network, respectively. In addition, the reconfiguration overhead can become negligible, given a traffic load that runs for sufficient time. This clearly shows that, based on the traffic pattern, different network configurations might be suitable. The implication of the above is that changing interconnects on demand could be beneficial

[1]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[2]  Insup Lee,et al.  A Synthesis Algorithm for Reconfigurable Interconnection Networks , 1988, IEEE Trans. Computers.

[3]  Sang Kyu Lee,et al.  Embedding of Complete Binary Trees into Meshes with Row-Column Routing , 1996, IEEE Trans. Parallel Distributed Syst..

[4]  Sartaj Sahni,et al.  Hypercube algorithms for image processing and pattern recognition , 1990 .

[5]  F. Leighton,et al.  Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .

[6]  Lawrence Snyder,et al.  Introduction to the configurable, highly parallel computer , 1982, Computer.

[7]  Stamatis Vassiliadis,et al.  FLUX Networks: Interconnects on Demand , 2006, 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[8]  Burkhard Monien,et al.  Embedding one interconnection network in another , 1990 .

[9]  Tobias Becker,et al.  Modular partial reconfigurable in Virtex FPGAs , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[10]  Stamatis Vassiliadis,et al.  The midlifekicker microarchitecture evaluation metric , 2005, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05).

[11]  E. Reingold,et al.  Combinatorial Algorithms: Theory and Practice , 1977 .

[12]  Stamatis Vassiliadis,et al.  The MOLEN polymorphic processor , 2004, IEEE Transactions on Computers.

[13]  S. Vassiliadis,et al.  Reconfigurable Fabric Interconnects , 2006, 2006 International Symposium on System-on-Chip.

[14]  Ahmed Sameh,et al.  The Illiac IV system , 1972 .