Online testing by protocol decomposition

Comparison between synchronous and asynchronous models leads to a protocol-based fault model for asynchronous circuits. Protocol monitoring of the control path is separated from data comparison in the data path. A novel protocol decomposition technique is used to extract simple protocols from behaviour of a complex circuit. This technique is implemented as a software tool. An asynchronous checker model, implementation and simulation results are presented. Coverage of internal faults of the checker is calculated

[1]  Wolfgang Reisig,et al.  Two Alterative Definitions of Synchronic Distance , 1980, Selected Papers from the First and the Second European Workshop on Application and Theory of Petri Nets.

[2]  Robin Milner,et al.  Communication and concurrency , 1989, PHI Series in computer science.

[3]  Ran Ginosar,et al.  Self-timed is self-checking , 1995, J. Electron. Test..

[4]  A. Khoche.  Testing asynchronous circuits: help is on the way! , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[5]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[6]  Alexandre Yakovlev,et al.  Signal Graphs: From Self-Timed to Timed Ones , 1985, PNPM.

[7]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[8]  Alexandre Yakovlev,et al.  On-line testing of globally asynchronous circuits , 2005, 11th IEEE International On-Line Testing Symposium.

[9]  Alexandre Yakovlev,et al.  Off-line testing of asynchronous circuits , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[10]  Danil Sokolov,et al.  Automated synthesis of asynchronous circuits using direct mapping for control and data paths , 2006 .

[11]  Alian J. Martin,et al.  Testing delay-insensitive circuits , 1991 .

[12]  Alex Yakovlev,et al.  Asynchronous circuit synthesis by direct mapping: interfacing to environment , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[13]  Victor I. Varshavsky,et al.  Self-Timed Control of Concurrent Processes , 1989 .

[14]  RENA DAVID,et al.  Modular Design of Asynchronous Circuits Defined by Graphs , 1977, IEEE Transactions on Computers.

[15]  Ajay Koche.  Testing Asynchronous Circuits: Help is on the Way! , 2001, ASYNC.

[16]  Luciano Lavagno,et al.  What is the cost of delay insensitivity? , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[17]  Alexei Semenov.  Verification and synthesis of asynchronous control circuits using petri net unfoldings , 1997 .

[18]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .