A New Multilevel Framework for Large-Scale Interconnect-Driven Floorplanning
暂无分享,去创建一个
[1] Yao-Wen Chang,et al. Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[2] Yao-Wen Chang,et al. B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.
[3] Igor L. Markov,et al. Fixed-outline floorplanning: enabling hierarchical design , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[4] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[5] Takeshi Yoshimura,et al. An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.
[6] Andrew B. Kahng,et al. Placement feedback: a concept and method for better min-cut placements , 2004, Proceedings. 41st Design Automation Conference, 2004..
[7] H. Murata,et al. Rectangle-packing-based module placement , 1995, ICCAD 1995.
[8] Yao-Wen Chang,et al. Multilevel floorplanning/placement for large-scale modules using B*-trees , 2003, DAC '03.
[9] De-Sheng Chen,et al. Fast multilevel floorplanning for large scale modules , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[10] Yici Cai,et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[11] Jarrod A. Roy,et al. Unification of partitioning, placement and floorplanning , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[12] Yao-Wen Chang,et al. NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs , 2005, ISPD '05.
[13] Igor L. Markov,et al. Are floorplan representations important in digital design? , 2005, ISPD '05.
[14] Jarrod A. Roy,et al. Satisfying whitespace requirements in top-down placement , 2006, ISPD '06.
[15] J. Cong,et al. Fast floorplanning by look-ahead enabled recursive bipartitioning , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] George Karypis,et al. THETO - A Fast and High-Quality Partitioning Driven Global Placer , 2003 .
[17] Yoji Kajitani,et al. Module placement on BSG-structure and IC layout applications , 1996, Proceedings of International Conference on Computer Aided Design.
[18] Yao-Wen Chang,et al. Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.
[19] Evangeline F. Y. Young,et al. Twin binary sequences: a non-redundant representation for general non-slicing floorplan , 2002, ISPD '02.
[20] Yao-Wen Chang,et al. IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[21] Yoji Kajitani,et al. Rectangle-packing-based module placement , 1995, ICCAD.
[22] Ieee Circuits,et al. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[23] Yao-Wen Chang,et al. TCG-S: orthogonal coupling of P*-admissible representations for general floorplans , 2004, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[24] Jason Cong,et al. Multi-level placement for large-scale mixed-size IC designs , 2003, ASP-DAC '03.