暂无分享,去创建一个
Morteza Saheb Zamani | Mehdi Sedighi | Zahra Sasanian | Mehdi Saeedi | M. S. Zamani | Mehdi Saeedi | Zahra Sasanian | M. Sedighi
[1] V.V. Shende,et al. Synthesis of quantum-logic circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Gerhard W. Dueck,et al. Techniques for the synthesis of reversible Toffoli networks , 2006, TODE.
[3] Steven M. Nowick,et al. ACM Journal on Emerging Technologies in Computing Systems , 2010, TODE.
[4] Barenco,et al. Elementary gates for quantum computation. , 1995, Physical review. A, Atomic, molecular, and optical physics.
[5] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[6] Gerhard W. Dueck,et al. Quantum Circuit Simplification and Level Compaction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] J. Burr,et al. Ultra low power CMOS technology , 1991 .
[8] John P. Hayes,et al. Synthesis of reversible logic circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Thierry Paul,et al. Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.
[10] Timothy F. Havel,et al. Benchmarking quantum control methods on a 12-qubit system. , 2006, Physical review letters.
[11] Gerhard W. Dueck,et al. Toffoli network synthesis with templates , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[12] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[13] Niraj K. Jha,et al. An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Gerhard W. Dueck,et al. Quantum circuit simplification using templates , 2005, Design, Automation and Test in Europe.
[15] Morteza Saheb Zamani,et al. A cycle-based synthesis algorithm for reversible logic , 2009, 2009 Asia and South Pacific Design Automation Conference.
[16] Siegfried Selberherr,et al. Ultra-low-power CMOS technologies , 1996, 1996 International Semiconductor Conference. 19th Edition. CAS'96 Proceedings.
[17] Niraj K. Jha,et al. Reversible logic synthesis with Fredkin and Peres gates , 2008, JETC.
[18] James A. Hutchby,et al. Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.
[19] T. Toffoli,et al. Conservative logic , 2002, Collision-Based Computing.
[20] John P. Hayes,et al. Data structures and algorithms for simplifying reversible circuits , 2006, JETC.