High-speed polysilicon emitter—base bipolar transistor

High-speed polysilicon emitter and base electrode Si n-p-n bipolar devices were fabricated showing performances of 55-ps ECL gate delay (FI = FO = 1) and cutoff frequency of 15.6 GHz (at VCE= 3 V, LVCEO= 6.8 V). These devices were built on an oxide-isolated substrate produced by planarizing oxide which is deposited after device Si island etching. The final emitter width is 0.5 µm, and a 1.3-µm-thick arsenic-doped LPCVD epitaxial layer of 0.25 Ω.cm is utilized. Emitter-base (E-B) junctions formed by direct implantations of arsenic and boron ions into a substrate were compared with junctions induced by diffusing dopants from implanted polysilicon. In the case of diffused junctions, an emitter junction depth of less than 500 Å along with a 1000-Å base width can be obtained.

[1]  M. Vora,et al.  A sub-100 picosecond bipolar ECL technology , 1985, 1985 International Electron Devices Meeting.

[2]  R.D. Isaac,et al.  Effect of emitter contact on current gain of silicon bipolar devices , 1979, 1979 International Electron Devices Meeting.

[3]  M. Suzuki,et al.  A 9-GHz frequency divider using Si bipolar super self-aligned process technology , 1985, IEEE Electron Device Letters.

[4]  Shinsuke Konaka,et al.  A 30 ps Si Bipolar IC Using Super Self-Aligned Process Technology , 1984 .

[5]  R.D. Isaac,et al.  Effect of emitter contact on current gain of silicon bipolar devices , 1980, IEEE Transactions on Electron Devices.

[6]  J. Sachitano,et al.  Effects of ion implantation doping on the formation of TiSi2 , 1984 .

[7]  M. Nakamae,et al.  An 80 ps ECL circuit with high current density transistor , 1984, 1984 International Electron Devices Meeting.