One application of SOI memory cell-memory array

A way of designing a flash memory array is illustrated. We explain the general principles of operation of a SOI flash memory cell which uses the standard way to write information and a novel method to erase information. Performances obtained by this analysis are applied to a simple memory array. An example of a layout design of 16/spl times/16 memory chip is included.

[1]  Masamitsu Oshikiri,et al.  A self-convergence erasing scheme for a simple stacked gate flash EEPROM , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[2]  K. Yoshikawa,et al.  Comparison of current flash EEPROM erasing methods: stability and how to control , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[3]  Cheng T. Wang,et al.  Hot carrier design considerations for MOS devices and circuits , 1992 .

[4]  Predrag Osmokrovic,et al.  Design of a SOI memory cell , 1997, 1997 21st International Conference on Microelectronics. Proceedings.

[5]  V. N. Kunett,et al.  An In-system Reprogrammable 256k Cmos Flash Memory , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[6]  Predrag Osmokrovic,et al.  DESIGN OF A SO1 MEMORY CELL , 1997 .

[7]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[8]  B. Dipert,et al.  Flash memory goes mainstream , 1993, IEEE Spectrum.