Fast power grid simulation
暂无分享,去创建一个
[1] Kwang-Ting Cheng,et al. Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[2] Larry L. Biro,et al. Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[3] Rajendran Panda,et al. Design and analysis of power distribution networks in PowerPCTM microprocessors , 1998, DAC 1998.
[4] William L. Briggs,et al. A multigrid tutorial , 1987 .
[5] Rajendran Panda,et al. Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.
[6] B. Flachs,et al. A 1 GHz single-issue 64 b PowerPC processor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[7] William H. Press,et al. Numerical recipes in C , 2002 .
[8] J. S. Neely,et al. Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .
[9] Kwang-Ting Cheng,et al. Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.
[10] David Overhauser,et al. Full-chip verification methods for DSM power distribution systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).